CMOS compatible manufacturing of a hybrid SET-FET circuit - CEA - Commissariat à l’énergie atomique et aux énergies alternatives Accéder directement au contenu
Article Dans Une Revue Semiconductor Science and Technology Année : 2022

CMOS compatible manufacturing of a hybrid SET-FET circuit

Résumé

This study analyzes feasibility of complementary metal-oxide-semiconductor (CMOS)-compatible manufacturing of a hybrid single electron transistor-field effect transistor (SET-FET) circuit. The fundamental element towards an operating SET at room temperature is a vertical nanopillar (NP) with embedded Si nanodot generated by ion-beam irradiation. The integration process from NPs to contacted SETs is validated by structural characterization. Then, the monolithic fabrication of planar FETs integrated with vertical SETs is presented, and its compatibility with standard CMOS technology is demonstrated. The work includes process optimization, pillar integrity validation, electrical characterization and simulations taking into account parasitic effects. The FET fabrication process is adapted to meet the requirements of the prefabricated NPs. Overall, this work establishes the groundwork for the realization of a hybrid SET-FET circuit operating at room temperature.
Fichier principal
Vignette du fichier
del_Moral_2022_Semicond._Sci._Technol._37_125014_removed.pdf (3.6 Mo) Télécharger le fichier
Origine Fichiers éditeurs autorisés sur une archive ouverte
Licence

Dates et versions

cea-04170241 , version 1 (15-01-2024)

Licence

Identifiants

Citer

Alberto del Moral, Esteve Amat, H-J Engelmann, M-L Pourteau, Guido Rademaker, et al.. CMOS compatible manufacturing of a hybrid SET-FET circuit. Semiconductor Science and Technology, 2022, 37, pp.125014. ⟨10.1088/1361-6641/ac9f61⟩. ⟨cea-04170241⟩
5 Consultations
10 Téléchargements

Altmetric

Partager

Gmail Mastodon Facebook X LinkedIn More