

CMOS compatible manufacturing of a hybrid SET-FET circuit

Alberto del Moral, Esteve Amat, H-J Engelmann, M-L Pourteau, Guido Rademaker, David Quirion, N Torres-Herrero, Mathias Rommel, K-H Heinig, Johannes von Borany, et al.

▶ To cite this version:

Alberto del Moral, Esteve Amat, H-J Engelmann, M-L Pourteau, Guido Rademaker, et al.. CMOS compatible manufacturing of a hybrid SET-FET circuit. Semiconductor Science and Technology, 2022, 37, pp.125014. 10.1088/1361-6641/ac9f61. cea-04170241

HAL Id: cea-04170241 https://cea.hal.science/cea-04170241

Submitted on 15 Jan 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Semicond. Sci. Technol. 37 (2022) 125014 (9pp)

https://doi.org/10.1088/1361-6641/ac9f61

CMOS compatible manufacturing of a hybrid SET-FET circuit

A del Moral¹, E Amat¹, H-J Engelmann², M-L Pourteau³, G Rademaker³, D Quirion¹, N Torres-Herrero¹, M Rommel⁴, K-H Heinig², J von Borany², R Tiron³, J Bausells¹ and F Perez-Murano¹,*

E-mail: francesc.perez@csic.es

Received 28 June 2022, revised 14 October 2022 Accepted for publication 2 November 2022 Published 15 November 2022



Abstract

This study analyzes feasibility of complementary metal—oxide—semiconductor (CMOS)-compatible manufacturing of a hybrid single electron transistor—field effect transistor (SET-FET) circuit. The fundamental element towards an operating SET at room temperature is a vertical nanopillar (NP) with embedded Si nanodot generated by ion-beam irradiation. The integration process from NPs to contacted SETs is validated by structural characterization. Then, the monolithic fabrication of planar FETs integrated with vertical SETs is presented, and its compatibility with standard CMOS technology is demonstrated. The work includes process optimization, pillar integrity validation, electrical characterization and simulations taking into account parasitic effects. The FET fabrication process is adapted to meet the requirements of the pre-fabricated NPs. Overall, this work establishes the groundwork for the realization of a hybrid SET-FET circuit operating at room temperature.

Keywords: CMOS, MOSFET, vertical nanopillar, single electron transistor, hybrid circuit

(Some figures may appear in color only in the online journal)

1. Introduction

The current technological maturity of complementary metal–oxide–semiconductor (CMOS) devices is the result of many decades of investigations [1–3]. Device scaling has driven sustained progress in the semiconductor industry, first by reducing the dimensions of planar MOSFET and, more recently, by exploiting the benefits of novel topologies. In the most advanced nodes, three-dimensional (3D) architectures provide a significant increase in integration density, with vertically arranged devices such as nanosheets being the most suitable candidates for future generations [4, 5].

In the context of the Internet of things, ultra-low power consumption devices are required [6]. An example of an electronic

device with low power consumption is the single electron transistor (SET), which is based on defining a quantum dot (QD) between electron reservoirs (figure 1(a)). The QD can be defined either physically [7] or electrostatically [8]. Figure 1(b) shows the equivalent electrical circuit of a polarized SET. The power dissipation of SETs is several orders of magnitude lower than that of most advanced field-effect transistors (FETs) [9], mainly because of their reduced sourcedrain voltage and extremely low current operation [10, 11]. However, the cryogenic temperature required for its operation and the fact that they are fabricated with processes that are not scalable or compatible with the semiconductor industry limit its practical implementation.

SETs have intrinsic limitations like low output current, which prevents the control of other components of the circuit [12]. In this sense, SETs and MOSFETs are complementary:

¹ Institute of Microelectronics of Barcelona (IMB-CNM, CSIC), E-08193 Bellaterra, Spain

² Helmholtz-Zentrum Dresden-Rossendorf (HZDR), D-01328 Dresden, Germany

³ University Grenoble Alpes, CEA, Leti, F-38000 Grenoble, France

⁴ Fraunhofer Institute for Integrated Systems and Device Technology (IISB), D-91058 Erlangen, Germany

^{*} Author to whom any correspondence should be addressed.




Figure 1. (a) Scheme of the different elements of a SET and (b) corresponding electrical circuit. (c) Sketch of the patterned Si/SiO₂/Si nanopillar, with detail of the inner region with the embedded Si nanodot and the corresponding dimensions in nanometers. (d) Si plasmon-loss-filtered EFTEM image of an example of nanopillar with inset of embedded single Si ND on the SiO₂ layer and (e) corresponding SiO₂ plasmon-loss-filtered image with dimensions.

SET presents advantages for implementing low-power consumption circuits, while FETs have better frequency response and higher voltage and current gain. Thus, a hybrid SET-FET circuit can compensate for SET's intrinsic drawbacks as background noise or device instability, while still keeping advantage for low-power consumption [13–15].

The attainable QD dimensions dictate the ultimate SET performance. In the past, single electron transfer was only observable at cryogenic temperatures [16–18]. However, it has been proven that SETs can operate at room temperature for QDs smaller than 5 nm [19–21]. Additionally, the need for tunneling junctions below 1.5 nm is another constraint, due to the required quantum resistance for single electron transfer.

The requirements for SETs to be CMOS compatible and to operate at room temperature pose extreme challenges in manufacturing technology, representing a roadblock for their integration into CMOS technologies in a controlled and efficient manufacturability. The technology needed to cointegrate SETs and FETs ultimately depends on the ability of new processes to address size and variation issues and to be costly affordable. For that reason, the development of novel methodologies to move forward the state-of-the-art technology is mandatory. Within this context, an innovative solution has been explored in the framework of the Ions4SET EU project [22]: a fabrication process based on ion irradiationinduced self-assembly of Si nanodots (NDs) embedded in a nanopillar (NP) (figure 1(c)). In this configuration, Si ND acts as QD, and the oxide layer in which it is confined within the NP defines the tunnel junctions.

In this work, we present a methodology to manufacture vertical SET devices compatible with CMOS technology. The work is organized as follows. First, in section 2, the process to contact a NP with embedded QD for building up a SET is presented. In section 3, the monolithic, CMOS-compatible fabrication of planar FETs co-integrated with vertical SETs is described. The FET process fabrication is adapted to fulfill the restrictions imposed by the pre-fabricated NPs, such as reduced thermal budget, addition of protective layers and modified doping procedures. Overall, the monolithic fabrication of SETs and FETs is demonstrated: at the end of the process, the pillar integrity is preserved and the FETs conserve adequate electrical characteristics.

2. Vertical SET integration

The first part of the process includes the creation of the $Si/SiO_2/Si$ stack, silicon implantation, NP patterning, Si ND assembly, pillar size reduction and gate oxide fabrication. The details of this part of the fabrication process are presented in related publications [23–26]. The generation of the NDs occurs by the phase separation of metastable SiO_x into Si and SiO_2 within geometric constraint imposed by the thin embedded oxide in the NP. Figure 1(c) denotes the sketch of a vertical NP, with the $Si/SiO_2/Si$ stack and the Si ND induced in the embedded oxide layer. Figures 1(d) and (e) show energy filtered transmission electron microscopy (EFTEM) images of one NP with the embedded Si QD.

Dedicated characterization techniques with nanometer resolution are crucial for a successful process monitoring. We have systematically used atomic force microscopy (AFM) in dynamic mode, scanning electron microscopy (SEM) and high-resolution transmission electron microscopy (HR-TEM). In particular, EFTEM using plasmon-losses of Si and SiO₂ has been key to characterize the NPs as it provides material selectivity with sub-10 nm resolution.

2.1. Vertical SET integration process

The SET integration requires several levels of metal and dielectric layers: a thin gate electrode aligned with the




Figure 2. Sequence steps of the SET integration process flow: (a) initial pillar configuration, (b) after HSQ spin-coating, (c) HSQ etched-back and (d) HSQ annealing at 800 °C. (e) After TiN sputtering, (f) HSQ exposure, (g) HSQ mask etched-back and (h) TiN wet etching. (i) After second inter-metal layer annealing at 400 °C, (j) diluted HF for pillar-drain contact, (k) lift-off of Ni/Au metal contacts and (l) Si₃N₄ deposition by PECVD as passivation.

intermediate oxide layer, a drain electrode to contact the pillar top, and insulating layers to separate the source (silicon bulk) from the gate electrode and the gate electrode from the drain electrode. Accurate control of the thickness of the inter-metal layers is extremely important and challenging due to the small dimensions of the pillars.

Hydrogen silsesquioxane (HSQ) is chosen to create the thin insulating layers because it presents excellent gap-filling and local planarization capabilities in comparison with SiO_2 or Si_3N_4 [27]. HSQ is widely used as a negative-tone resist for electron beam lithography (EBL) [28]. Alternatively, it can be converted into a SiO_x -like material by thermal activation: through the scission of Si-H bonds, the formation of new Si-O chains is promoted [29]. In terms of dielectric characteristics, relative permeability (κ) values in the range of 2.8–5.1 have been reported [30]. The topography that arises due to the NPs precludes a good planarization; consequently, a method based on first producing a thicker HSQ layer and afterwards etching it back by means of diluted hydrofluoric acid (HF) is used [31, 32]. The final HSQ thickness accuracy is determined by the precision of the etch-rate.

Figure 2 presents the complete process sequence for SET integration. The first step is the deposition of a thick HSQ layer by spin coating, covering the pillar (figure 2(b)). Then, the HSQ is etched-back by immersion in 0.025% diluted HF down to half the pillar height (figure 2(c)). The slow etch-rate allows to accurately control the proper final thickness. Afterwards, an annealing at $800\,^{\circ}\text{C}$ converts HSQ into a SiO_x -like inter-metal layer (figure 2(d)). It has not been observed any significant etching of the plasma oxide as a consequence of the HSQ back-etching. The main reason is that the etch rate for plasma SiO_2 is lower than for SiO_x -like layer generated from HSQ, but also to the fact that, as it is observed in the drawings of figure 2, the HSQ layers wets the sides of the pillar.

Titanium nitride (TiN) is used as gate electrode material because of its electrical conductivity, well-established thin film deposition technology and CMOS compatibility [33]. A 10 nm thick TiN layer is deposited by radio frequency




Figure 3. AFM profiles of the same pillar in the three steps of the gate definition sequence: (a) after HSQ exposure of a 20–22 nm thick mask, (b) after etch-back of the mask down to 10–12 nm and (c) after TiN wet etching.

(RF)-sputtering, resulting in a conformal covering of the pillar (figure 2(e)) [34].

The process sequence to remove the TiN from the pillar and to define the gate electrode is presented in figure 3. First, a 20–22 nm mask is defined by EBL using HSQ as a negative resist (figure 3(a)). Afterwards, this layer is etched-back down to 10–12 nm, leaving uncovered the upper part of the pillar (figure 3(b)). At this point, an ammonia-peroxide mixture wet etching is performed at room temperature, in order to remove the TiN from the unprotected areas (figure 3(c)) [35]. AFM characterization at each step of the process reveals a topography that is in agreement with the expected thickness reduction.




Figure 4. (a), (c) Si and (b), (d) TiN plasmon-loss-filtered EFTEM images of (top row) one example of smallest NP and (bottom row) a wider NP after gate definition and second inter-metal layer annealing at 400 °C. Inset of the embedded Si NDs in (c).

Before the realization of the pillar top contact, a second HSQ layer is deposited (figure 2(i)), followed by an etchback process. The subsequent HSQ annealing is performed at 400 °C in order to avoid degradation of the TiN layer [36]. The level of leakage current for the two SiO_x -like layers generated from HSQ was tested; the results shows that the parasitic current is lower than the current through the pillar under the expected polarization conditions for SET operation [37].

Figure 4 shows EFTEM images of sub-10 nm (a) and sub-30 nm (b) diameter pillars at this point of the process. In both cases, the inter-metal layers are in the range of optimal thickness values: 32–36 nm for the first one, locating the gate electrode at the same height than the embedded oxide layer; and 5–12 nm for the second layer, enabling the contact to the pillar cap once the drain electrode is fabricated. The TiN material is completely removed from the pillar top, and the electrode surrounds the pillar defining the gate-all-around configuration of the SET. The material chosen as a drain electrode is nickel (Ni) in order to obtain a good ohmic contact with the n-type silicon NPs [38–40].

After the lithography step, a 0.025% diluted HF etching step is performed to remove the native oxide on the pillar top (figure 2(j)), followed by Ni deposition and lift-off (figure 2(k)). The gold (Au) metallization on top of the Ni layer is performed in order to prevent the oxidation of the surface, as the back-end-of-line processing was performed in a non-CMOS line.

Afterwards, a 25 nm silicon nitride (Si_3N_4) is deposited by plasma-enhanced chemical vapor deposition (PECVD) (figure 2(1)). As shown by the EFTEM images presented in figure 5, both gate and drain are properly defined: TiN is




Figure 5. 14 eV (a) and TiN (b) plasmon-loss-filtered EFTEM images of one NP after Ni/Au lift-off for drain electrode definition.

effectively removed from top of the pillar, and a good Ni-NP contact is observed. In addition, both insulating layers are thick enough (3.7–4.9 nm) to separate the TiN electrode (gate) and Ni layer (drain) around the pillar.

Two main issues make very challenging to get an optimal SET performance. The first one is the limited available distance to place both gate and drain electrodes. Note that the separation between the bottom of the embedded oxide and the top of the pillar cap is barely 30 nm. Within this space, the 10 nm thick TiN gate electrode, the Ni drain electrode (which covers not only the top of the pillar, but also some part of the pillar sidewall in order to ensure a proper electrical contact), and the insulating inter-metal layer must be placed. Figure 5 shows that the proper structure can be obtained.

The second issue is related to the gate voltage needed to change the electron energy levels in the Si ND: the separation between the gate electrode and the Si ND is determined by the position of the ND in the embedded oxide and on the remaining insulator on the sides of the NP. The separation can be larger than expected (due to a larger pillar diameter or a thicker remaining insulator in the pillar sidewalls). Then, a high gate voltage needs to be applied, up to the point of inducing the electrical breakdown of the insulating layers that prevents the observation of Coulomb blockade or quantization effects.

3. CMOS compatibility

3.1. Compatibility requirements

The SET-FET circuit is based on the FET amplification of the SET drain current. Figure 6(a) shows a not-to-scale cross-sectional drawing of the contacted SET-FET, and figure 6(b) the corresponding electrical circuit. Figures 6(c) and (d) are 3D drawings of the SET and FET devices, respectively. The pads and contacting lines are made of aluminum.

The following requirements must be considered for a compatible integration:

(a) To significantly amplify the SET current the FET should operate at sub-threshold level. So, a FET with low threshold value (200–300 mV) is needed.




Figure 6. (a) Sketch of the hybrid SET-FET circuit, with details of the main requirements in terms of (b) circuit and each of its integrating elements: (c) vertical SET and (d) planar FET.

- (b) The thermal budget after Si NDs formation is restricted below 900 °C, as a higher temperature process might result in NDs dissolution and consequent SET inoperability.
- (c) After TiN deposition, temperatures over 400 °C must be avoided in order to prevent degradation effects on the gate electrode [36].
- (d) The Ni/Au bilayer used for drain electrode does not endure high temperature processing, and thus the SET contacting must be performed after FET fabrication.
- (e) FET-related fabrication processes may induce a mechanical stress on the pillar structures if a specific protection is not applied.

3.2. Process sequence

The overall fabrication process is based on the prior activity of combining standard CMOS circuits with nanodevices [41, 42], which has been adapted to meet compatibility requirements. The substrates are silicon on insulator (SOI) wafers, where the NPs are defined in the top-Si layer, while the FETs are fabricated in the bulk silicon. This has the advantage of facilitating the isolation between devices.

Figure 7 shows the complete process flow for the hybrid SET-FET circuit, starting from patterned NPs with embedded

Si NDs defined in the SOI layer. In-house FET manufacturing is limited to a 100 mm wafer size, whereas pillars are fabricated on 200 mm wafers. Therefore, a reshaping of the wafer must be performed. Once the pillars have been fabricated, the wafers are shaped to 100 mm diameter size and then the FET processing is carried out.

An additional concern is pillar protection during FET fabrication. The requirements for such protection include: well-known processes for deposition and etching; a safe unprotecting procedure to preserve pillar integrity; and an insulating chemical barrier action. The selected protection is a 300 nm thick $\rm Si_3N_4$ layer deposited by PECVD, which is removed by immersion in phosphoric acid ($\rm H_3PO_4$) [43]. Tests of the $\rm Si_3N_4$ protection and removal with an intermediate annealing step have been performed to confirm that the pillars remain intact, as verified by HR-TEM characterization.

Therefore, before FET processing, the pillars are covered with a 300 nm $\mathrm{Si_3N_4}$ layer (figure 7(b)). Then, this layer and the buried oxide (BOX) are locally etched (figure 7(c)) to define the active area of the FET, and the first part of the FET is fabricated: formation of a 36.5 nm thick gate oxide layer (figure 7(d)); deposition of 480 nm thick polysilicon, doping and patterning (figure 7(e)); source/drain regions definition and implantation (figure 7(f)); and deposition of a 1.3 μ m tetraethyl orthosilicate (TEOS) layer as pre-metal dielectric (figure 7(g)), followed by fluidification at 850 °C for dopant activation.

Figure 8 presents a photograph of the wafer and optical images with details of the FETs fabricated near the top silicon islands where the patterned NPs are located.

At this point, pillars are deprotected by removing the Si_3N_4 in H_3PO_4 (figure 7(h)). Plasma oxidation for pillar shrinkage and SET gate oxide formation is then performed as detailed in [26] (figure 7(i)), followed by the complete SET integration as described in section 2 (figure 7(j)). The remaining steps involve contact windows etching (figure 7(k)) and metal routing (figure 7(l)) for SET-FET interconnection.

Figure 9 shows optical images of the fabrication after metal routing: for each chip, 16 FETs are fabricated near a set of 16 top-silicon islands with previously defined pillars.

3.3. Structural validation

Although AFM and SEM inspections were performed during the FET fabrication as part of the process monitoring, the ultimate validation of the pillar and Si ND integrity is performed by EFTEM analysis at the end of the complete fabrication process.

Figure 10 presents EFTEM cross-sectional micrographs of pillars of sub-30 nm and sub-50 nm diameters. The complete process sequence has been performed: wafer-reshaping, protection during the FET fabrication, optimized thermal processes, pillar unprotecting and plasma oxidation. As it can be observed, both pillars present excellent aspect, with no residues of resist or Si₃N₄ around. Furthermore, Si NDs are visible in the embedded SiO₂ layer, and a thin 4–5 nm SiO₂ layer covers the pillar completely. This result validates the




Figure 7. Sequence steps of the SET-FET integration process flow: (a) initial pillar SOI configuration; (b) 300 nm Si_3N_4 deposition by PECVD as pillar protection; (c) Si_3N_4 and BOX dry etching; (d) gate oxidation of a 36.5 nm layer; (e) 480 nm polysilicon deposition, doping and patterning; (f) phosphorus implantation in S/D regions; (g) 1.3 μ m TEOS deposition as pre-metal dielectric; (h) TEOS dry etching and Si_3N_4 wet etching in H_3PO_4 ; (i) plasma oxidation for pillar size shrinkage; (j) SET integration process; (k) contact windows etching; (l) and metal routing definition for SET-FET interconnection.




Figure 8. (a) Optical image of one of the processed wafers, with detail of (b) one example of device layout, (c) an inner region with the FETs fabricated near the top-Si islands with the patterned NPs and (d) optical images focused on the active areas (left) and the polysilicon gate (right) of the smallest FETs, with dimensions W (width) $\times L$ (length) of 3 μ m \times 3 μ m.

CMOS compatibility with vertical nanostructured devices in terms of structural integrity.

3.4. Electrical measurements and simulations

After the fabrication of the FETs, their electrical characterization is performed to extract electrical parameters such as threshold voltage $(V_{\rm Th})$ and subthreshold slope (SS).




Figure 9. Optical images of one example of device after contact windows etching and metal routing definition, completing the FET fabrication

The resulting parameters are used in the electrical simulation of the hybrid SET-FET circuit.

3.4.1. FET characterization. The nominal transistor width and length ($W \times L$) are 3 μ m \times 3 μ m, 6 μ m \times 3 μ m, 9 μ m \times 3 μ m and 12 μ m \times 6 μ m, for the transistors named T1 to T4 in figure 11.

The current–voltage characteristics of the FETs are presented in figures 11(a) and (b). The main parameter affecting the operation of the SET-FET hybrid circuit is V_{Th} . I_{D} – V_{GS}




Figure 10. (a), (c) Si and (b), (d) SiO₂ plasmon-loss-filtered EFTEM images of (top row) one example of the narrowest nanopillar and (bottom row) one of the widest one, after performing the complete process sequence: wafer reshaping, protection during FET fabrication, FET fabrication at pre-optimized conditions, pillar unprotecting and plasma oxidation. Inset of the embedded Si NDs in (c).




Figure 11. (a) I_D – V_{GS} characteristics of one example of T1 FET by sweeping the body bias V_{BB} from -0.5 V to +2 V with at $V_D=50$ mV, and (b) I_D – V_{DS} characteristics for gate bias from 0 V to 2 V. (c) Threshold voltage V_{Th} and (d) subthreshold slope SS for all measured FETs, classified by device dimensions.

curves reveal a shift of $V_{\rm Th}$ towards negative bias, which can be compensated by applying a bias to the bulk ($V_{\rm BB}$) (figure 11(a)). The negative values for $V_{\rm Th}$ are obtained because of the dopant concentration of the substrate wafer and the missing implantation for $V_{\rm Th}$ adjustment during the

FET process. The implantation step has been skipped to avoid damaging the pillars and modifying the silicon NDs embedded in the pillars.

In the linear regime ($V_{\rm DS}=50~{\rm mV}$), an average $V_{\rm Th}$ of $-96.5\pm25~{\rm mV}$ (figure 11(c)) and an average SS value of $73.3^1\pm2~{\rm mV}$ dec⁻¹ (figure 11(d)) have been obtained. The SS value can be compared with the theoretical one according to substrate doping and oxide charges.

In the subthreshold region, the exponential behavior of the $I_{\rm D}$ – $V_{\rm GS}$ characteristic curve is described as follows:

$$I_{
m D} \propto \exp{rac{V_{
m GS}}{(n\phi_{
m t})}}$$

Therefore, the slope is determined by $n\phi_t$, where ϕ_t is the thermal voltage, and n is a factor that depends on the dopant concentration, oxide capacitance and Fermi potential:

$$n = 1 + \frac{1}{2C_{\text{ox}}} \sqrt{\frac{2qN_{\text{A}}\varepsilon_{\text{Si}}}{1.5\phi_{\text{F}}}}$$

Dopant concentration is nominally 1×10^{15} at cm⁻³ for the processed wafer; the Fermi potential ϕ_F at room temperature for the same concentration is 0.289 V, and $C_{\rm ox}$ is calculated:

$$C_{\rm ox} = \varepsilon_{\rm ox} \frac{A}{t_{\rm ox}}$$

The resulting theoretical value for the subthreshold slope is 69 mV dec^{-1} , which is very close to the measured value of 73 mV dec^{-1} .




Figure 12. Simulations for different values of parasitic capacitances and resistances at different regimes and conditions in the hybrid SET-FET circuit.

3.4.2. Simulation of the hybrid SET-FET circuit with experimental parameters. In order to simulate the hybrid SET-FET circuit, a dedicated model for the vertical SET topology has been used [44]. For the FET element, a HSPICE device model of the in-house CMOS technology is used, modified according to the results of the FET characterization presented previously.

According to the simulations performed and summarized in figure 12, Coulomb blockade oscillations can be easily observed by varying the gate voltage. The effect of the parasitic capacitance introduced by the interconnections between the SET drain and the FET gate has been analyzed. It is concluded that the hybrid SET-FET circuit still works properly for parasitic capacitances up to 1 pF. Moreover, the simulations show a good amplification of the SET signal, achieving a FET drain variation of 4 μ A.

4. Conclusions

The integration of vertical NPs containing self-assembled Si NDs with planar FETs has been demonstrated, as an example of compatible CMOS technology with SET fabrication.

Several innovative process approaches have been developed. For example, the use of HSQ along with an etch-back mechanism to form an inter-metal layer, providing good planarization and accurate thickness control, and its use as ultralow-thickness negative masks to pattern the TiN gate electrode at the same time that TiN is removed from the pillar cap.

Standard CMOS technology has been adapted in order to preserve the NPs and NDs integrity during FET fabrication and SET integration. Thermal processes have been modified to remain below the restricted thermal budget. An effective mechanism to protect the NPs/NDs during FET fabrication has been tested and validated. The integrity of the pillars after FET fabrication was confirmed by TEM structural analysis. Characterization of both gate and drain electrodes in contact with the pillar indicates proper contact formation.

The fabricated FETs demonstrate a low threshold voltage and good subthreshold swing performance, with values in the theoretically expected range; both characteristics are in line with the requirements imposed by the hybrid SET-FET circuit. Moreover, simulations indicate that the FET performance is adequate for the operation of the hybrid SET-FET circuit.

Data availability statement

The data that support the findings of this study are available upon reasonable request from the authors.

Acknowledgments

This work received funding from the European Union's Horizon 2020 research and innovation program under Grant Agreement N° 688072 (Ions4SET), and by MICINN under Project No. RTI2018-102007-B-I001 (STARSED).

ORCID iDs

A del Moral https://orcid.org/0000-0002-4053-3456

E Amat https://orcid.org/0000-0001-9214-0331

G Rademaker https://orcid.org/0000-0002-9113-4113

D Quirion https://orcid.org/0000-0002-5309-0535

N Torres-Herrero https://orcid.org/0000-0002-8034-828X

M Rommel https://orcid.org/0000-0002-1141-3228

K-H Heinig https://orcid.org/0000-0002-0457-1164

J von Borany https://orcid.org/0000-0001-9449-9356

R Tiron https://orcid.org/0000-0002-4772-3295

J Bausells https://orcid.org/0000-0003-3706-4975

F Perez-Murano https://orcid.org/0000-0002-4647-8558

References

- [1] Shahidi G G 2007 Evolution of CMOS technology at 32 nm and beyond 2007 IEEE Custom Integrated Circuits Conf. (IEEE)
- [2] Kahng D 1976 A historical perspective on the development of MOS transistors and related devices *IEEE Trans. Electron Devices* 23 655–7
- [3] Chaudhry A 2013 Fundamentals of Nanoscaled Field Effect Transistors (New York: Springer)
- [4] McCarthy B H and Ponedal S 2021 IBM unveils world's first 2 nanometer chip technology, opening a new frontier for semiconductors *IBM News Room* pp 6–8
- [5] Jagannathan H et al 2021 Vertical-transport nanosheet technology for CMOS scaling beyond lateral-transport devices 2021 Int. Electron Devices Meeting (IEDM) (IEEE)

- [6] Hassan R, Qamar F, Hasan M K, Aman A H M and Ahmed A S 2020 Internet of things and its applications: a comprehensive survey Symmetry 12 1674
- [7] Rawlings C et al 2018 Fast turnaround fabrication of silicon point-contact quantum-dot transistors using combined thermal scanning probe lithography and laser writing Nanotechnology 29 505302
- [8] Noiri A, Takeda K, Nakajima T, Kobayashi T, Sammak A, Scappucci G and Tarucha S 2022 Fast universal quantum gate above the fault-tolerance threshold in silicon *Nature* 601 338–42
- [9] Alam A S et al 2015 Single electron transistors (SET) substituting MOSFETs to reduce power consumption of an inverter circuit 2015 Int. Conf. on Electrical Engineering and Information Communication Technology (ICEEICT) (IEEE)
- [10] Prati E et al 2012 Few electron limit of n-type metal oxide semiconductor single electron transistors Nanotechnology 23 215204
- [11] Inokawa H and Takahashi Y 2003 A compact analytical model for asymmetric single-electron tunneling transistors *IEEE Trans. Electron Devices* 50 455–61
- [12] Rai C et al 2019 Review on single electron transistor (SET): emerging device in nanotechnology Austin J. Nanomed. Nanotechnol. 2381–8956 (available at: https:// austinpublishinggroup.com/nanomedicine-nanotechnology/ fulltext/ajnn-v7-id1055.pdf)
- [13] Amat E, Bausells J and Perez-Murano F 2017 Exploring the influence of variability on single-electron transistors into SET-based circuits *IEEE Trans. Electron Devices* 64 5172–80
- [14] Ionescu A M, Mahapatra S and Pott V 2004 Hybrid SETMOS architecture with Coulomb blockade oscillations and high current drive *IEEE Electron Device Lett*. 25 411–3
- [15] Patel R, Agrawal Y and Parekh R 2021 Single-electron transistor: review in perspective of theory, modelling, design and fabrication *Microsyst. Technol.* 27 1863–75
- [16] Kim D H et al 2001 Si single-electron transistors with sidewall depletion gates and their application to dynamic single-electron transistor logic Int. Electron Devices Meeting. Technical Digest (Cat. No. 01CH37224) (IEEE)
- [17] Kouwenhoven L P et al 1997 Electron transport in quantum dots Mesoscopic Electron Transport (Dordrecht: Springer) pp 105–214
- [18] Likharev K K 1999 Single-electron devices and their applications *Proc. IEEE* 87 606–32
- [19] Deshpande V et al 2013 Scaling of trigate nanowire (NW) MOSFETs to sub-7 nm width: 300 K transition to single electron transistor Solid State Electron. 84 179–84
- [20] Durrani Z A, Jones M E, Wang C, Liu D and Griffiths J 2017 Excited states and quantum confinement in room temperature few nanometre scale silicon single electron transistors *Nanotechnology* 28 125208
- [21] Shin S J, Jung C S, Park B J, Yoon T K, Lee J J, Kim S J, Choi J B, Takahashi Y and Hasko D G 2010 Si-based ultrasmall multiswitching single-electron transistor operating at room-temperature Appl. Phys. Lett. 97 103101
- [22] Ion-irradiation-induced Si nanodot self-assembly for hybrid SET-CMOS technology (Ions4SET), EU H2020 (available at: www.ionset.eu)
- [23] Röntzsch L, Heinig K H and Schmidt B 2004 Experimental evidence of Si nanocluster δ-layer formation in buried and thin SiO₂ films induced by ion irradiation *Mater. Sci. Semicond. Process.* 7 357–62
- [24] Xu X *et al* 2018 Site-controlled formation of single Si nanocrystals in a buried SiO₂ matrix using ion beam mixing *Beilstein J. Nanotechnol.* **9** 2883–92

- [25] Pourteau M L et al 2020 Sub-20 nm multilayer nanopillar patterning for hybrid SET/CMOS integration Micro Nano Eng. 9 100074
- [26] von Borany J et al 2022 CMOS compatible fabrication manufacturability of sub-15 nm Si/SiO₂/Si nanopillars containing single Si nanodots for single electron transistor applications Semicond. Sci. Technol. submitted
- [27] Maddalon C, Barla K, Denis E, Lous E, Perrin E, Lis S, Lair C and Dehan E 2000 Planarization properties of hydrogen silsesquioxane (HSQ) influence on CMP *Microelectron*. *Eng.* 50 33–40
- [28] Grigorescu A E and Hagen C W 2009 Resists for sub-20 nm electron beam lithography with a focus on HSQ: state of the art *Nanotechnology* 20 292001
- [29] Loboda M J, Grove C M and Schneider R F 1998 Properties of a-SiO_x: H thin films deposited from hydrogen silsesquioxane resins J. Electrochem. Soc. 145 2861
- [30] Többen D et al 1996 Influence of the cure process on the properties of hydrogen silsesquioxane spin-on-glass MRS Online Proc. Libr. 443 195
- [31] Guerfi Y, Doucet J B and Larrieu G 2015 Thin-dielectric-layer engineering for 3D nanostructure integration using an innovative planarization approach *Nanotechnology* 26 425302
- [32] Amat E *et al* 2020 Exploring strategies to contact 3D nano-pillars *Nanomaterials* **10** 716
- [33] Wittmer M 1985 Properties and microelectronic applications of thin films of refractory metal nitrides J. Vac. Sci. Technol. A 3 1797–803
- [34] Ponon N K, Appleby D J R, Arac E, King P J, Ganti S, Kwa K S K and O'Neill A 2015 Effect of deposition conditions and post deposition anneal on reactively sputtered titanium nitride thin films *Thin Solid Films* 578 31–37
- [35] Vereecke G, De Coster H, Van Alphen S, Carolan P, Bender H, Willems K, Ragnarsson L-Å, Van Dorpe P, Horiguchi N and Holsteyns F 2018 Wet etching of TiN in 1-D and 2D confined nano-spaces of FinFET transistors *Microelectron*. *Eng.* 200 56–61
- [36] Jafari A, Ghoranneviss Z, Elahi A S, Ghoranneviss M, Yazdi N F and Rezaei A 2014 Effects of annealing on TiN thin film growth by DC magnetron sputtering Adv. Mech. Eng. 6 373847
- [37] Zhao X *et al* 2017 Sub-10 nm diameter InGaAs vertical nanowire MOSFETs 2017 IEEE Int. Electron Devices Meeting (IEDM) (IEEE)
- [38] Del Moral A 2021 Integration of vertical single electron transistor into CMOS technology *PhD Thesis* Universitat Autònoma de Barcelona
- [39] Tang W, Dayeh S A, Picraux S T, Huang J Y and Tu K-N 2012 Ultrashort channel silicon nanowire transistors with nickel silicide source/drain contacts *Nano Lett.* 12 3979–85
- [40] Weber W M et al 2006 Silicon-nanowire transistors with intruded nickel-silicide contacts Nano Lett. 6 2660–6
- [41] Arcamone J, van den Boogaart M A F, Serra-Graells F, Fraxedas J, Brugger J and Pérez-Murano F 2008 Full-wafer fabrication by nanostencil lithography of micro/nanomechanical mass sensors monolithically integrated with CMOS Nanotechnology 19 305302
- [42] Villarroya M, Figueras E, Montserrat J, Verd J, Teva J, Abadal G, Murano F P, Esteve J and Barniol N 2006 A platform for monolithic CMOS-MEMS integration on SOI wafers J. Micromech. Microeng. 16 2203
- [43] Van Gelder W and Hauser V E 1967 The etching of silicon nitride in phosphoric acid with silicon dioxide as a mask *J. Electrochem. Soc.* **114** 869
- [44] Klüpfel F J and Pichler P 2017 3D simulation of silicon-based single-electron transistors 2017 Int. Conf. on Simulation of Semiconductor Processes and Devices (SISPAD) (IEEE)