Instruction Set Design Methodology for In-Memory Computing through QEMU-based System Emulator - CEA - Commissariat à l’énergie atomique et aux énergies alternatives Access content directly
Conference Papers Year : 2021

Instruction Set Design Methodology for In-Memory Computing through QEMU-based System Emulator

Abstract

In-Memory Computing (IMC) is a promising paradigm to mitigate the von Neumann bottleneck. However its evaluation on complete applications in the context of full-scale systems is limited by the complexity of simulation frameworks as well is the disjunction between hardware exploration and compiler support. This paper proposes a global exploration flow in the scale of Instruction Set Architectures (ISA) to perform both modeling and the generation of compiler support to perform ISAlevel exploration. Our emulation methodology is based on QEMU and allows the modeling of cache hierarchies, while our compiler support is automatically generated and based on a specialized compiler. We evaluate three applications in the domains of image processing and linear algebra on a reference IMC architecture, and analyze the obtained results to validate our methodology.
Fichier principal
Vignette du fichier
2021-RSP_camera_ready.pdf (951.09 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

cea-03452244 , version 1 (26-11-2021)

Identifiers

  • HAL Id : cea-03452244 , version 1

Cite

Kevin Mambu, Henri-Pierre Charles, Julie Dumas, Maha Kooli. Instruction Set Design Methodology for In-Memory Computing through QEMU-based System Emulator. 32nd International Workshop on Rapid System Prototyping (RSP), Oct 2021, (En ligne), France. ⟨cea-03452244⟩
83 View
158 Download

Share

Gmail Facebook X LinkedIn More