A Scalable low-latency FPGA architecture forSpin qubit control through direct digital synthesis
Résumé
Scaling qubit control is a key issue for Large Scale Quantum (LSQ) computing and hardware control systems are
increasingly costly in logic and memory resources. We present a newly developed compact Direct Digital Synthesis (DDS) architecture for signal generation for spin qubits that is scalable in terms of waveform accuracy and the number of synchronized channels. Fine control of gate voltages is achieved by on-the-fly generation of very precise ramps. Embedded memory requirements are reduced by orders of magnitude compared to current Arbitrary Waveform
Generator (AWG) architectures, removing a major scalability barrier for quantum computing.
Origine | Fichiers produits par l'(les) auteur(s) |
---|