Lock manager for multi-core architectures
Maxime France-Pillois
,
Eric Guthmuller
,
Jérôme Martin
,
Frédéric Rousseau
United States, Patent n° : US 20200097336 A1. 2020
Patents
hal-02108564v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
3D advanced integration technology for heterogeneous systems
Pascal Vivet
,
Christian Bernard
,
Fabien Clermidy
,
Denis Dutoit
,
Eric Guthmuller
,
et al.
Conference papers
hal-01247896v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Storage class memory with computing row buffer: A design space exploration
Valentin Egloff
,
Jean-Philippe Noel
,
Maha Kooli
,
Bastien Giraud
,
Lorenzo Ciampolini
,
et al.
Other publications
cea-03605068v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns/mm Latency, 3Tb/s/mm 2 Inter-Chiplet Interconnects and 156mW/mm 2 @ 82%-Peak-Efficiency DC-DC Converters
Pascal Vivet
,
Eric Guthmuller
,
Yvain Thonnart
,
Gaël Pillonnet
,
Guillaume Moritz
,
et al.
Conference papers
hal-02985945v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
IntAct: A 96-Core Processor With Six Chiplets 3D-Stacked on an Active Interposer With Distributed Interconnects and Integrated Power Management
Pascal Vivet
,
Eric Guthmuller
,
Yvain Thonnart
,
Gaël Pillonnet
,
Cesar Fuguet
,
et al.
Journal articles
hal-03072959v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Adaptive Stackable 3D Cache Architecture for Manycores
Eric Guthmuller
,
Ivan Miro-Panades
,
Alain Greiner
VLSI (ISVLSI), 2012 IEEE Computer Society Annual Symposium on , Aug 2012, Amherst, MA, United States. pp.39-44,
⟨10.1109/ISVLSI.2012.36⟩
Conference papers
hal-00743530v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More