Exploration of system-on-chip secure-boot vulnerability to fault-injection by side-channel analysis - CEA - Commissariat à l’énergie atomique et aux énergies alternatives Accéder directement au contenu
Communication Dans Un Congrès Année : 2023

Exploration of system-on-chip secure-boot vulnerability to fault-injection by side-channel analysis

Résumé

Fault-Injection might be a useful tool to bypass security features that may obstruct the work of forensic experts. For instance, injecting a fault could modify the target controlflow and compromise its security. When the attacker knowledge is limited about the target software implementation and hardware architecture, discovering a Fault-Injection vulnerability becomes a serious challenge. Another issue is identifying when the targeted vulnerability is executed. To the best of our knowledge, this paper proposes a new methodology to solve these problems for the first time on System-on-Chip (SoC). The first step is to improve the knowledge of security feature implementations. Deviations in the control flow induced by forged inputs can be combined with Side-Channel observations to identify vulnerabilities. The next step is to define a trigger as close as possible in time and prior to these vulnerabilities. At this stage, Electromagnetic Fault-Injection (EMFI) can be put in practice to bypass the targeted security feature. As a proof of concept, we bypassed the Secure-Boot of a Smartphone grade SoC. Three theoretical vulnerabilities in the Secure-Boot architecture of our target are identified using this new methodology and successfully exploited by EMFI.
Fichier principal
Vignette du fichier
dft.pdf (2.34 Mo) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)

Dates et versions

cea-04521287 , version 1 (26-03-2024)

Identifiants

Citer

Clement Fanjas, Simon Pontie, Driss Aboulkassimi, Jessy Clediere. Exploration of system-on-chip secure-boot vulnerability to fault-injection by side-channel analysis. DFT 2023 : 36th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, Oct 2023, Juan-les-Pins, France. ⟨10.1109/DFT59622.2023.10313346⟩. ⟨cea-04521287⟩
35 Consultations
17 Téléchargements

Altmetric

Partager

Gmail Mastodon Facebook X LinkedIn More