Filter your results
- 2
- 1
- 2
- 1
- 2
- 1
- 1
- 1
- 1
- 3
- 3
- 1
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
|
|
sorted by
|
|
DRC 2 : Dynamically Reconfigurable Computing Circuit based on Memory Architecture IEEE International Conference on Rebooting Computing, Oct 2016, San Diego, France
Conference papers
cea-01376554v1
|
||
Impact of Random Telegraph Signals on 6T high-density SRAM in 28nm UTBB FD-SOI2014 ESSDERC - 44th European Solid-State Device Research Conference, Sep 2014, Venice, Italy. pp.94-97, ⟨10.1109/ESSDERC.2014.6948766⟩
Conference papers
hal-02048975v1
|
|||
|
High-Density 4T SRAM Bitcell in 14-nm 3-D CoolCube Technology Exploiting Assist TechniquesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25 (8), pp.2296-2306. ⟨10.1109/TVLSI.2017.2688862⟩
Journal articles
cea-02193602v1
|