Implementation of Ternary Weights With Resistive RAM Using a Single Sense Operation per Synapse
Axel Laborieux
,
Marc Bocquet
,
Hirtzlin Tifenn
,
Jacques-Olivier Klein
,
Etienne Nowak
,
et al.
Journal articles
hal-02983778v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
In-depth investigation of programming and reading operations in RRAM cells integrated with Ovonic Threshold Switching (OTS) selectors
M. Alayan
,
E. Vianello
,
G. Navarro
,
C. Carabasse
,
S. La Barbera
,
et al.
Conference papers
hal-01791221v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
A Self-referenced and regulated sensing solution for PCM with OTS selector
Julien Gasquez
,
Bastien Giraud
,
Philippe Boivin
,
Yohann Moustapha-Rabault
,
Vincenzo Della Marca
,
et al.
Journal articles
cea-03605069v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Write Termination circuits for RRAM : A Holistic Approach From Technology to Application Considerations
Alexandre Levisse
,
Marc Bocquet
,
Marco Rios
,
Mouhamad Alayan
,
Mathieu Moreau
,
et al.
Journal articles
hal-02863232v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
FDSOI Floating Body Cell eDRAM Using Gate-Induced Drain-Leakage (GIDL) Write Current for High Speed and Low Power Applications
S. Puget
,
G. Bossu
,
C. Fenouillet-Beranger
,
P. Perreau
,
P. Masson
,
et al.
International Memory Workshop IMW) , May 2009, Monterey, United States
Conference papers
hal-00524918v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Digital Biologically Plausible Implementation of Binarized Neural Networks With Differential Hafnium Oxide Resistive Memory Arrays
Tifenn Hirtzlin
,
Marc Bocquet
,
Bogdan Penkovsky
,
Jacques-Olivier Klein
,
Etienne Nowak
,
et al.
Journal articles
hal-02436382v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Switching Event Detection and Self-Termination Programming Circuit for Energy Efficient ReRAM Memory Arrays
M. Alayan
,
E. Muhr
,
A. Levisse
,
Marc Bocquet
,
M. Moreau
,
et al.
Journal articles
hal-02158840v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Low-Overhead Implementation of Binarized Neural Networks Employing Robust 2T2R Resistive RAM Bridges
M. Ezzadeen
,
A. Majumdar
,
Marc Bocquet
,
B. Giraud
,
J.-P. Noel
,
et al.
Conference papers
hal-03597353v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
1S1R sub-threshold operation in Crossbar Arrays for Neural Networks hardware implementation
Joel Minguet Lopez
,
Manon Dampfhoffer
,
Tifenn Hirtzlin
,
Lucas Reganaz
,
Laurent Grenouillet
,
et al.
MIXDES 2023 , Jun 2023, CRACOVIE, Poland
Conference papers
cea-04161135v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Capacitor based SneakPath compensation circuit for transistor-less ReRAM architectures
Alexandre Levisse
,
Bastien Giraud
,
Jean-Philippe Noel
,
Mathieu Moreau
,
Jean-Michel Portal
Proceedings of the 2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) , Jul 2016, Beijing, China. pp.7-12,
⟨10.1145/2950067.2950073⟩
Conference papers
hal-01435118v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Storage class memory with computing row buffer: A design space exploration
Valentin Egloff
,
Jean-Philippe Noel
,
Maha Kooli
,
Bastien Giraud
,
Lorenzo Ciampolini
,
et al.
Other publications
cea-03605068v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Phenomenological modelling of non-volatile memory threshold voltage shift induced by nonlinear ionization with a femtosecond laser
Philippe Chiquet
,
Maxime Chambonneau
,
V. Della Marca
,
Jérémy Postel-Pellerin
,
Pierre Canet
,
et al.
Journal articles
hal-02137915v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Memory-Centric Neuromorphic Computing With Nanodevices
Damien Querlioz
,
Tifenn Hirtzlin
,
Jacques-Olivier Klein
,
Etienne Nowak
,
Elisa Vianello
,
et al.
Conference papers
hal-02399731v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
A Regulated Sensing Solution Based on a Self-reference Principle for PCM + OTS Memory Array
J. Gasquez
,
B. Giraud
,
P. Boivin
,
Y. Moustapha-Rabault
,
V. Della Marca
,
et al.
VLSI-SoC: Technology Advancement on SoC Design , 661, Springer Nature Switzerland, pp.225-243, 2022, IFIP Advances in Information and Communication Technology,
⟨10.1007/978-3-031-16818-5_11⟩
Book sections
hal-03971060v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Embracing the unreliability of memory devices for neuromorphic computing
Marc Bocquet
,
Tifenn Hirtzlin
,
Jacques-Olivier Klein
,
Etienne Nowak
,
Elisa Vianello
,
et al.
Conference papers
hal-04019222v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Phase-Change Memory: A Continuous Multilevel Compact Model of Subthreshold Conduction and Threshold Switching
Corentin Pigot
,
Fabien Gilibert
,
Marina Reyboz
,
Marc Bocquet
,
Paola Zuliani
,
et al.
Journal articles
hal-01737915v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Design and Simulation of a 128 kb Embedded Nonvolatile Memory Based on a Hybrid RRAM (HfO$_2$ )/28 nm FDSOI CMOS Technology
Jean-Michel Portal
,
Marc Bocquet
,
Santhosh Onkaraiah
,
Mathieu Moreau
,
Hassen Aziza
,
et al.
Journal articles
hal-01745418v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Design methodology for area and energy efficient OxRAM-based non-volatile flip-flop
M. Nataraj
,
A. Levisse
,
B. Giraud
,
J.P. Noel
,
P. Meinerzhagen
,
et al.
Conference papers
hal-01788146v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Binary OxRAM/CBRAM Memories for Efficient Implementations of Embedded Neuromorphic Circuits
Elisa Vianello
,
Thilo Werner
,
Giuseppe Piccolboni
,
Daniele Garbin
,
Olivier Bichler
,
et al.
Neuro-inspired Computing Using Resistive Synaptic Devices , 2017
Book sections
hal-01791253v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Experimental Demonstration of Multilevel Resistive Random Access Memory Programming for up to Two Months Stable Neural Networks Inference Accuracy
Eduardo Esmanhotto
,
Tifenn Hirtzlin
,
Djohan Bonnet
,
Niccolo Castellani
,
Jean-Michel Portal
,
et al.
Journal articles
hal-03861116v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Model of the Weak Reset Process in HfO x Resistive Memory for Deep Learning Frameworks
Atreya Majumdar
,
Marc Bocquet
,
Tifenn Hirtzlin
,
Axel Laborieux
,
Jacques-Olivier Klein
,
et al.
Journal articles
hal-03372056v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Outstanding Bit Error Tolerance of Resistive RAM-Based Binarized Neural Networks
T Hirtzlin
,
Marc Bocquet
,
J.-O Klein
,
E. Nowak
,
E. Vianello
,
et al.
IEEE International Conference on Artificial Intellignence Circuits and Systems (AICAS) , Mar 2019, Hsinshu, Taiwan.
⟨10.1109/AICAS.2019.8771544⟩
Conference papers
hal-02159142v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Robust Compact Model for Bipolar Oxide-Based Resistive Switching Memories
Marc Bocquet
,
Damien Deleruyelle
,
Hassen Aziza
,
Christophe Muller
,
Jean-Michel Portal
,
et al.
Journal articles
hal-01737291v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
In-Memory Resistive RAM Implementation of Binarized Neural Networks for Medical Applications
Bogdan Penkovsky
,
Marc Bocquet
,
Tifenn Hirtzlin
,
Jacques-Olivier Klein
,
Etienne Nowak
,
et al.
Conference papers
hal-03218970v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
1S1R Sub-threshold Operation in Crossbar Arrays for Neural Networks Hardware Implementation
Joel Minguet Lopez
,
Manon Dampfhoffer
,
Tifenn Hirtzlin
,
Lucas Reganaz
,
Laurent Grenouillet
,
et al.
30th International Conference Mixed Design of Integrated Circuits and Systems (MIXDES ) , Jun 2023, Krakow, Poland
Conference papers
hal-04155023v2
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Compact Modeling Solutions for Oxide-Based Resistive Switching Memories (OxRAM)
Marc Bocquet
,
Hassen Aziza
,
Weisheng Zhao
,
Yue Zhang
,
Santhosh Onkaraiah
,
et al.
Journal articles
hal-01737320v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Thermal Laser Attack and High Temperature Heating on HfO2-based OxRAM Cells
A Krakovinsky
,
Marc Bocquet
,
R Wacquez
,
J. Coignus
,
Jean-Michel Portal
International Symposium on On-Line Testing and Robust System Design , Jul 2017, Thessaloniki, Greece
Conference papers
hal-01737925v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
RRAM-based FPGA for “Normally Off, Instantly On” applications
Ogun Turkyilmaz
,
Santhosh Onkaraiah
,
Marina Reyboz
,
Fabien Clermidy
,
H. Hraziia
,
et al.
Journal articles
hal-01743243v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Resistive and spintronic RAMs: device, simulation, and applications
Elena Ioana Vatajelu
,
Lorena Anghel
,
Jean-Michel Portal
,
Marc Bocquet
,
Guillaume Prenat
IOLTS 2018 - IEEE 24th International Symposium on On-Line Testing And Robust System Design , Jul 2018, Platja d'Aro, Spain. pp.109-114,
⟨10.1109/IOLTS.2018.8474226⟩
Conference papers
hal-01976583v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
OxRAM-Based Non Volatile Flip-Flop in 28nm FDSOI
Natalija Jovanovic
,
Olivier Thomas
,
Elisa Vianello
,
Jean-Michel Portal
,
Boris Nikolic
,
et al.
Conference papers
hal-02288534v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More