

In-memory computing low level programming model and amp; Compiler innovation

Henri-Pierre Charles

► To cite this version:

Henri-Pierre Charles. In-memory computing low level programming model and amp; Compiler innovation. MSC 2024 - International Workshop on Memory and Storage Computing, Sep 2024, Raleigh, United States. cea-04799431

HAL Id: cea-04799431 https://cea.hal.science/cea-04799431v1

Submitted on 22 Nov 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

In-memory Computing Low Level Programming Model & Compiler Innovation

or "What is a compiler support for IMC accelerator" Pearls on Tool Chains of In-memory Computing MSC@ESWEEK 2024

Henri-Pierre CHARLES

CEA DSCIN department / Grenoble

Thursday, October 3



Introduction : Amhdal Law's ?

Ahmdal law's: "Speedup is limited by the sequential part"

- Acceleration limited by the "X" part : $S = \frac{1}{1-n}$
- $X \in \{Parallel, Vectorized, using IP bloc, ...\}$

Programmer approach

- "This part is parallel" let's optimize !
- It's better to fight for a small x2 than for a big x5 !

What to optimize	
Two independent parts A B	
Original process	
Make B 5x faster	
Make A 2x faster	600
	lea
Henri-Pierre CHARLES	2

Introduction $\bigcirc \odot \odot \bigcirc$

Compiler Innovation

C-SRAM support

Conclusion 00

Introduction : Niklaus Wirth (15 February 1934, 1 January 2024)

Niklaus Wirth in 2005. Niklaus Wirth



Wirth Projects

- Pascal 1968-1972 Pascal2 / P-Code UCSD -TurboPascal
- Modula2 1973-76
- Oberon 1977-1980
- Lilith 1977-1981

Books / Articles

- "The Pascal User Manual and Report"
- Algorithms + Data Structures = Programs
- Wirth's law (1995) "Software is getting slower more rapidly than hardware is becoming faster."

Article "A Plea for Lean Software"



Compiler Innovation

C-SRAM support

Conclusion 00

Introduction : Low Level Programming Models

Programmer view

How to use an IP block from my program ?

How to activate silicon blocks aka IP

- Independent block
- OPU Write Control Register / active waiting : device handling in OS
- Included into ISA + asm intrinsic
- \bigcirc Include into ISA + IR + code generation

Pro / Cons

- O Nothing to do
- Ø Huge Programmer Effort : hidden in OS
- Huge Programmer Effort :
 - cast data in & out
 - manually select instructions
- Ompiler global view :
 - Better global optimization opportunities
 - If IP has possible optimizing parameters -> include higher level optimization
 - automatic correct instruction selection



Introduction : CISC-versus-RISC



CISC

"Complex" versus "Reduced" has no meaning.

- RISC : compute instructions, memory instructions
- CISC : compute instructions with memory access (need microcode)



Illustration

Programming Model : Model-and-Compiler

Compiler life (gcc)

- more than 40 year
- more than 100000 files
- precursor in terms of "eco conception"

Compiler Contains

- SSA form : program as transformable data. Program transformation : parallelization, vectorization ...
- Register allocation.
- Instruction scheduling : based on data type arithmetics
- Asumptions about target
- Pattern matching for low level instructions selection



Compiler Innovation 000000

Compiler Support : Compiler And Architecture Links

Links between application and architecture





Compiler Innovation

C-SRAM support 0000 Conclusion 00

Compiler Support : Compiler And Architecture Links





Compiler Innovation

C-SRAM support 0000 Conclusion 00

Compiler Support : Compiler And Architecture Links



In-memory Computing Low Level Programming Model & Compiler Innovation

Compiler Innovation

C-SRAM support 0000 Conclusion 00

Compiler Support : Compiler And Architecture Links



In-memory Computing Low Level Programming Model & Compiler Innovation

Compiler Innovation

C-SRAM support 0000 Conclusion 00

Compiler Support : Compiler And Architecture Links



Compiler Innovation

C-SRAM support

Conclusion 00

Compilette principle : "Working Example"



Compiler Innovation

C-SRAM support

Conclusion 00

Compilette principle : "Working Example"



In-memory Computing Low Level Programming Model & Compiler Innovation

List of Code Generation Scenarios



Compiler Support : HybroLang DSL description

Specific features

- C like syntax
- Variable are hardware registers
- Mix run time data values and binary code
 - #(C expression) include C expression
- Datype triplet arithmetic wordlen vectorlen
 - int 32 1 scalar int
 - flt 32 2 vector of 2 floats
 - flt 32 #(vlen) vlen vector of floats
 - flt #(wlen) 4 vector of 2 floats of size wlen

"Multi-time" Code Generation

- Static time : Generate binary code generator
 - $\bullet\,$ Included into compilation chain, remplace a part of the C code
- Run-time : Generate binary code
 - Faster than any JIT
 - Small code generator able to fit on embedded platforms



HybroGen : Simple-Add-Source

Simple Addition with specialization

```
typedef int (*pifi)(int);
h2_insn_t * genAdd(h2_insn_t * ptr, int b)
ſ
  #Γ
  int 32 1 add (int 32 1 a)
  ł
    int 32 1 r;
    \mathbf{r} = \#(\mathbf{b}) + \mathbf{a}; // \mathbf{b} values will be included in code generation
    return r;
  }
  ]#
  return (h2_insn_t *) ptr;
```



C-SRAM support ●○○○

Examples : CSRAM (Computational SRAM)



Programmer view

- Single program flow
- Non Von Neumann model : CPU send instructions to CSRAM
- DSL approach, which express
 - Heterogeneous computation (DONE)
 - Memory hierarchy (ONGOING)

Software support

- HygroLang compiler https://github.com/CEA-LIST/HybroGen
- Functionnal emulator (based on QEMU): https: //github.com/CEA-LIST/csram-qemu-plugin



Compiler Innovation

C-SRAM support ○●○○

18

Inverted Von Neumann Programming Model

Choosen Programming model



Why?

- Allows scalability :
 - Any vector size
 - Any tile number
 - Any system configuration : near or far IMC
- Works with any processor

In-memory Computing Low Level Programming Model & Compiler Innovation

Henri-Pierre CHARLES

Compiler Innovati 0000000 C-SRAM support ○O●○ Conclusion 00

Programming Model : Image Diff

Mini code Example : HybroLang code example

```
pifiii genSubImages(h2_insn_t * ptr){
#Γ
  int 32 1 subImage(int[] 16 8 a, int[] 16 8 b, int[] 16 8 res, int 32 1 len)
    ł
      int 32 1 i: // int 32 1 = RISC-V register
      // int[] 16 8 = array of C-SRAM lines
      for (i = 0; i < len; i = i + 1) // Control done on RISC-V
        ſ
         res[i] = a[i] - b[i]: // Workload done on C-SRAM
        }
    3
 return 0:
1#
 return (pifiii) ptr;}
```

Compiler support

• Dynamic interleaving

Instruction generator generator notion
 In-memory Computing Low Level Programming Model & Compiler Innovation

Henri-Pierre CHARLES

19

HybroGen : ImageDiff-Run

CxRAM Usage

- Compute image difference
- Iterate on image lines (RISCV)
- Use difference operators / 16 pixels wide (C×RAM)





Chip design evolution

CxRAM-Status : Circuit

- 1 chip built, characterized : CSRAM part only, (photo)
- Result published : "A 35.6TOPS/W/mm² 3-Stage Pipelined Computational SRAM with Adjustable Form Factor for Highly Data-Centric Applications" 2020
- $\bullet~1$ chip built, under testing / characterization : <code>CSRAM + RISCV</code>
- Ongoing work on new instruction set variants

IMPACT circuit (2019)



RISCV and CSRAM under testing (2023)



Henri-Pierre CHARLES

Conclusion : Conclusion

Architecture point of view

- Application ? Future is not only based on deep learning !
- Parallelism type
- Memory layout is a key !
 - DRAM interleacing
 - Data locallity / aligment

Tools for collaborations

- DSL / Compiler : https://github.com/CEA-LIST/HybroGen
- Emulator, based on QEMU : https: //github.com/CEA-LIST/csram-qemu-plugin

HybroGen Roadmap

- Include data value based run-time optimization (Already started)
- Include explicit data movement for sparse accelerators
- Include variable precision floating point number
- Include system level PIM capabilities
- more to come on the road

