

Temperature dependence of 1200V-10A SiC power diodes: impact of design and substrate on electrical performance

Ahmad Abbas, Cyrille Le Royer, Romain Lavieville, Jérôme Biscarrat, Guillaume Gelineau, Julie Widiez, Saliou Gningue, Séverin Rouchier, Frédéric Allibert, Walter Schwarzenbach, et al.

To cite this version:

Ahmad Abbas, Cyrille Le Royer, Romain Lavieville, Jérôme Biscarrat, Guillaume Gelineau, et al.. Temperature dependence of 1200V-10A SiC power diodes: impact of design and substrate on electrical performance. ICSCRM 2024 - the International Conference on Silicon Carbide and Related Materials, Sep 2024, Raleigh, United States. pp.581-583, 10.4028/b-f6NMEP. cea-04754541

HAL Id: cea-04754541 <https://cea.hal.science/cea-04754541v1>

Submitted on 25 Oct 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Temperature Dependence of 1200V-10A SiC Power Diodes: Impact of Design and Substrate on Electrical Performance A. Abbas¹⁾, C. Le Royer¹⁾, R. Lavieville¹⁾, J. Biscarrat¹⁾, G. Gelineau¹⁾, J. Widiez¹⁾, S. Gningue¹⁾, S. Rouchier²⁾, F. Allibert²⁾, W. Schwarzenbach²⁾, E. Bano³⁾, P. Godignon¹⁾ 1) University Grenoble Alpes, CEA, Leti, F-38054 Grenoble, France 2) SOITEC, Parc technologique des fontaines, 38190 Bernin, France 3) Univ. Grenoble Alpes, USMB, CNRS, Grenoble INP, CROMA, France E-mail: cyrille.leroyer@cea.fr

Introduction: Bulk 4H-SiC substrates growth requires a long, energy-intensive and costly process, which limits the availability of SiC substrates for devices production today. Consequently, 3C-poly silicon carbide substrates (pSiC) are currently being considered as an alternative for SiC power devices fabrication. For example, utilizing the Smart CutTM technology, SmartSiCTM substrates are engineered to achieve better device yield and to optimize conduction losses [1] by bonding a high quality mono crystalline 4H-SiC layer on top of a low resistivity poly-SiC substrate (reported to offer about one order of magnitude lower resistivity values [1]). In this work, we study the impact of temperature on the static electrical parameters of 1200V power 4H-SiC diodes with various designs and architectures (Schottky, JBS, hexagonal and stripe cells) fabricated on 150 mm bulk 4H-SiC and 3C-pSiC based substrates (SmartSiCTM). Additionally, switching characteristics were investigated, revealing no significant dependency on the substrate type.

Devices Fabrication: Three power diodes architectures (Schottky, PiN, and JBS: **Fig. 1a-b**) were fabricated with a process flow designed for 1200V blocking voltage capability [2], with Al implanted $p+$ guard rings and a JTE annealed at 1700ºC to achieve the breakdown voltage target (**Fig. 1c**). Various anode and edge terminations were designed and fabricated on both 4H-SiC bulk and SmartSiCTM substrates (**Fig. 1d**). The substrates were not thinned and backside contact formation was performed using laser annealing.

Results and Discussion: I(V) measurements were carried out in both reverse and forward modes to assess the impact of designs and substrates. **Fig. 2** highlights the off-state characteristics with examples of three reference diode types that were reverse biased on both bulk and SmartSiCTM. Non-destructive avalanche mode was reached with similar performance (leakage, V_{AV}) observed for both substrates (due to identical drift layer and device structure). Wafers mapping and yield evaluation confirmed a minimal substrate contribution to defects that could propagate to the epilayer, leading to off-state performance degradation such as BPDs or TEDs [3]. As expected from SiC impact ionization coefficients, avalanche voltage increased at elevated temperatures for all designs and substrates types.

Specific differential resistance (RDIF) decreased as Schottky surface ratio increased for both bulk and pSiCbased substrates (**Fig. 3**). With our design, hexagonal configuration resulted in lower resistances (**Fig. 3b**). In all cases, the JBS fabricated on SmartSiCTM exhibited a high current conduction and less resistance in the ohmic regime (Fig. 3a), confirming the impact of the substrate resistivity. **Fig. 4** shows the JBS R_{ON} -BV figure of merit for the studied samples with a comparison to state-of-the-art JBS diodes [4]. The observed conduction gain for the SmartSiCTM sample (compared to bulk) was further investigated at high temperatures in Fig. 5. This figure illustrates that the extracted R_{DF} between 25 to 200 $^{\circ}$ C exhibited an exponential temperature dependence. At 200 $^{\circ}$ C, the absolute R_{DIF} difference further increased by +0.5 mΩ.cm² with a relative difference remaining at 21%. **Fig. 6** proposes another way to evaluate the impact of the diode design/substrate on the resistance-temperature dependence by plotting R_{DIF} (200°C) versus R_{DIF} $(25^{\circ}C)$. Based on the observed trend across all data (including additional 1.7 kV epiwafer with same device process [2] and ref [5]) we can infer that all diodes designs (regardless of the epi or the substrate) follow the same predictive R_{DIF}(T) model proposed in Fig. 6. In Fig. 7, Schottky R_{DIF} at 200°C has been segmented into its three main contributions. SmartSiCTM substrate (350µm, no thinning) exhibits lower resistance even compared to thinned (110µm) bulk epiwafer.

- [1] E. Guiot *et al.*, PCIM Europe 2022, Nuremberg, Germany, 2022, pp. 1-7.
- [2] D. Clark *et al.*, "CPD1 Clas-SiC Planar MPS/JBS diode Process Design kit", Clas-SiC Wafer Fab, 2021.

 10^{-1}

 10^{-5}

 10^{-1} 10^-

 $\ddot{\text{o}}$ 200

- [3] T. Kimoto and H. Watanabe, 2020 Appl. Phys. Express 13 120101.
- [4] A. Gendron-Hansen *et al.*, Materials Science Forum, Vol. 924 (June 2018), pp. 585-88.
- [5] J. Millan *et al.*, 2008 International Semiconductor Conference, 2008, pp. 53-59.

Fig. 1. Description of diodes samples (Schottky, PiN, and **Fig. 2**. Reverse IV curves (wafer median for Bulk JBS) - **a)** top view, **b)** anode cross-section with **c)** edge and SmartSiCTM) for Schottky, JBS (hexagonal termination cross-section at the diode periphery; and stripes) and PiN. Anode surface is 2.01mm². **d**) standard 4H SiC bulk and new SmartSiCTM wafers.

2.4

800 Voltage (V)

 1000 1200 1400 1600

JBS

SmartSiCTM *hexagonal*

Avalanche 1500V

stripes

(IIII)

PiN

Reverse mode:

Bulk

 400 600

Fig. 3. Specific differential resistance R_{DIF} (definition in a)) for Fig. 4. Hexagonal JBS specific ON different JBS diode designs (+Schottky) as function of the resistance versus breakdown voltage Schottky surface ratio.

 200° C) on measured differential resistance (R_{DIF}) for JBS various JBS designs (+Schottky) diodes (SBD) with same epi. For diode (reference design). For both on different sites (for two wafers bulk epiwafer, R_{DIF} is reduced by samples, the data can be fitted using with same 1200V epi, +1700V -10% with substrate thinning. an exponential model (as observed for bulk epiwafer). Ref [5] data are $SmartSiC^{TM}$ substrate enables results in [5], cf. Fig. 6).

(bulk, SmartSiCTM), compared to similar diodes (incl. commercial products) [4].

resistance at 200°C vs. 25°C for calculations for Schottky Barrier in agreement with the observed further reduction without thinning.