

Impact of the Recessed Gate Depth on the GaN MIS-HEMT Performances: New Insights on Mobility Extraction

Clémentine Piotrowicz, Blend Mohamad, Nathalie Malbert, Stéphane Becu, Simon Ruel, Cyrille Le Royer

To cite this version:

Clémentine Piotrowicz, Blend Mohamad, Nathalie Malbert, Stéphane Becu, Simon Ruel, et al.. Impact of the Recessed Gate Depth on the GaN MIS-HEMT Performances: New Insights on Mobility Extraction. Journal of Applied Physics, 2024, 135 (17), pp.175701. $10.1063/5.0205840$. cea-04667617

HAL Id: cea-04667617 <https://cea.hal.science/cea-04667617v1>

Submitted on 5 Aug 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

[Distributed under a Creative Commons Attribution 4.0 International License](http://creativecommons.org/licenses/by/4.0/)

RESEARCH ARTICLE | MAY 01 2024

Impact of the recessed gate depth on the GaN metal-oxidesemiconductor high electron mobility transistor performances: New insights on mobility extraction

[C. Piotrowicz](javascript:;) [■] [B. Mohamad](javascript:;); [N. Malbert](javascript:;); [S. Bécu](javascript:;); [S. Ruel](javascript:;); [C. Le Royer](javascript:;)

Check for updates

J. Appl. Phys. 135, 175701 (2024) <https://doi.org/10.1063/5.0205840>

Impact of the recessed gate depth on the GaN metal-oxide-semiconductor high electron mobility transistor performances: New insights on mobility extraction

Cite as: J. Appl. Phys. 135, 175701 (2024); [doi: 10.1063/5.0205840](https://doi.org/10.1063/5.0205840) Submitted: 28 February 2024 · Accepted: 17 April 2024 · Published Online: 1 May 2024

C. Piotrowicz,^{1,2,a)} \bullet B. Mohamad,¹ N. Malbert,² S. Bécu,¹ S. Ruel,¹ and C. Le Royer¹

AFFILIATIONS

1 University Grenoble Alpes, CEA, LETI, F-38054 Grenoble, France 2 IMS Laboratory, University of Bordeaux, CNRS UMR 5218, F-33400 Talence, France

a)Author to whom correspondence should be addressed: **clementine.piotrowicz@cea.fr**

ABSTRACT

This paper provides a comprehensive study of the impact of the gate recess depth (RD) on the GaN-on-Si MOS-HEMTs DC performances. $I_{DS} = f(V_{GS})$ and $I_{DS} = f(V_{DS})$ measurements are conducted at 25 and 150 °C, respectively, in forward and blocking modes. The gate recessed $\frac{8}{6}$ depth (50, 150, and 350 nm) is modulated by adjusting the plasma etching time, which is a critical step for improving the dielectric/GaN $\frac{1}{2}$ interface quality and the gate channel electron mobility. Three distinct regions can be defined separately: the bottom, the sidewall, and the $\frac{8}{6}$ corner region being the junction between the two previous regions. To assess the impact of gate recessed depth (RD) on the several mobilities around the gate cavity first, we applied our previous methodology allowing us to extract the bottom (μ_{bot}) and the entire sidewall region mobility (μ_T), without distinction from the corner. The mobility of the transverse region was found surprisingly to increase with deeper RD. $\frac{1}{2}$ To gain insight into the impact of the RD on this transverse section, a new extraction methodology is proposed to extract separately the gate corner (μ_{corner}) and sidewall (μ_{SW}) mobility. These extractions show that the corner mobility is found to be reduced compared to the sidewall one (μ_{corner} < μ_{SW}) evidencing the different weighting contributions over the transverse mobility. Moreover, these mobilities are found to be more degraded compared to the bottom one, highlighting the different contributions on the on-state resistance (R_{ON}) . Indeed, the onstate resistance is lowered with the shallower RD due to the reduced sidewall resistance contribution (lower sidewall length) and despite the incremental contribution of the bottom resistance (larger effective gate length). However, the shallower RD shows an increase in the drain– source leakage current in reason of a lower gate electrostatic control. Technology Computer Aided Design (TCAD) simulations of the three RD morphologies are carried out to validate the experimental trends and the proposed methodology. 05 August 2024 13:59:45

© 2024 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license [\(https://creativecommons.org/licenses/by/4.0/\)](https://creativecommons.org/licenses/by/4.0/). <https://doi.org/10.1063/5.0205840>

I. INTRODUCTION

In high-power applications, gallium nitride (GaN) is a promising technology for reaching high breakdown fields and high mobilities. Especially, the MOS channel HEMT with a fully recessed MOS gate architecture is an attractive solution among normally-off HEMTs for power conversion systems. MOS-HEMTs are proposed to overcome the limits of the temperature dependency of the resistance R_{ON}, typically observed on pGaN gate architectures, as well as improve the gate robustness. $1,2$ $1,2$ $1,2$ However, if GaN MOS-HEMTs

are developed to reach low on-state resistance while maintaining normally off-state and higher reliability, 3 they still suffer from degraded channel mobility due to gate-etching and Oxide/GaN interface poor quality ($\mu \leq 200$ cm² V^{-1} s⁻¹).^{4-[7](#page-12-0)} Indeed, the inductively coupled plasma-reactive ion etching (ICP-RIE) process, used to create the gate cavity, is known to induce surface damage such as dangling bonds, roughness, impurities, defects, and amorphiza-tion on the surface.^{[8,9](#page-12-0)} To reduce the damages, a few additional steps of atomic layer etching (ALE) have proven their efficiency at the bottom of the gate. $2,10$ $2,10$ $2,10$ Its principle is as follows: a precursor

reacts with surface atoms, then another reagent eliminates both surface atoms and precursors in another reaction, leading to smallstep etching of the surface. This process provides better control and improved surface quality for GaN compared to ICP-RIE etching.

In this study, we compared three different RDs and their impacts on the MOS-HEMT DC performances. For this purpose, scanning transmission electron microscope (STEM), forward $I_D(V_G)$, and blocking $I_D(V_D)$ measurements are performed, as well as mobility extractions based on a new methodology. This methodology allows us to distinguish the contributions of the sidewall, corner, and bottom to the channel's resistance. $10-13$ $10-13$ Finally, TCAD simulations of the studied devices are compared to the experimental data, to validate the mobility extractions, giving additional insights into the gate morphology impact on the on-state performances.

II. PROCESS AND DEVICE TECHNOLOGY

The recessed MOS-HEMT devices are fabricated on 200 mm Si substrates as illustrated in Fig. 1. First, transition layers are used to overcome the lattice and thermal mismatch between GaN and $Si.¹⁴$ $Si.¹⁴$ $Si.¹⁴$ Then, a carbon-doped GaN is added to prevent the vertical breakdown followed by an unintentionally doped (NID) GaN layer grown by metal organic chemical vapor deposition $(MOCVD)$.¹ On top of the GaN an AlGaN layer is deposited to form the heterojunction at the origin of the bi-dimensional electron gas $(2DEG).$ ^{[18](#page-12-0)-[20](#page-12-0)} Finally, a MOCVD SiN is used as a passivation layer.^{[21](#page-12-0)–[23](#page-12-0)} The recessed gate structure is fabricated by an AlGaN/ GaN dry etching (ICP-RIE), followed by cycles of ALE.^{[9](#page-12-0),[24](#page-12-0)–[27](#page-12-0)} In this work, the recessed depth (RD) is modulated by adjusting the dry etching time leading to three different RDs: 50, 150, and 350 nm. After GaN surface conditioning by wet cleaning, gate stack formation is carried out with the deposition of Al_2O_3 as a dielectric layer by atomic layer deposition (ALD) and then the gate metal, as reported in Fig. 2. Finally, fully recessed Ti/Al ohmic contacts annealed at low temperatures are used for source/drain contacts.

FIG. 1. Schematics of the fabricated GaN-on-Si MOS-HEMTs with fully recessed gate.

FIG. 2. Process flow with a focus on the gate etching and splits with 3RDs.

The corresponding STEM images of the fabricated devices are shown in [Fig. 3](#page-4-0) for three different gate lengths (L_G) : 0.25, 0.5, and 1μ m, corresponding to the mask opening. By comparing the RDs of 50–150 nm and 350 nm, we see differences in the bottom region. At 50 and 150 nm, the bottom cavity is rather horizontal independently of L_G, whereas at 350 nm specifically for large L_G of 1 μ m, a bowing effect appears.^{[13](#page-12-0),[24](#page-12-0)} In addition, by decreasing the L_G dimension for the 350 nm case, a trench effect is observed: a change in the slope appears. This was reported in the literature and is likely due to the non-directional incident ions and the difficulty in accessing the deeper part of the cavity.^{[28](#page-12-0)} In [Figs. 4](#page-4-0) and [5,](#page-4-0) we report, respectively, the recess depth and sidewall angle as a function of the effective bottom gate length $(L_{G,eff})$ for the fabricated devices.

In [Fig. 4,](#page-4-0) the RD and the effective bottom gate lengths ($L_{G,eff}$) \Re are reported. These parameters of the devices are measured through eTilt SEM imaging and calibrate with the STEM images.^{[12](#page-12-0)} L_{G,eff} is calculated according to the following equation: 05 August 2024 13:59:45

$$
L_{G,eff} = L_G - \frac{2 \cdot RD}{\tan(\theta)}.
$$
 (1)

First, the measured RD corresponds to the expected values (50, 150, and 350 nm). Second, $L_{\text{G,eff}}$ is lower than L_{G} value which is consistent with the fact that, the etching induces an angle of the sidewall. L_{G,eff} is found to be smaller in the case of a deeper RD. [Figure 5](#page-4-0) illustrates this observation, by reporting the sidewall angle (SWA or θ) variation vs L_{G,eff} for the differents RDs. Small variability between the measured devices is observed and the SWA is found to be steeper with smaller L_G .

III. DEVICE ELECTRICAL CHARACTERISTICS

The devices are electrically characterized in forward and blocking modes to determine the effect of the RDs on the DC performances.

A. Forward mode

 $I_D(V_G)$ measurements are carried out in the forward mode varying the gate voltage (V_G) from 0 to 6 V at a drain voltage (V_D) of 0.5 V at 25 °C in Fig. $6(a)$ and 150 °C in Fig. $6(b)$. Regardless of LG and RD, no effect on the subthreshold regime (SS) and threshold voltage (V_{TH}) is observed, whereas R_{ON} (= V_D/I_D) increases for

FIG. 3. TEMs images of splits varying the RD, respectively, 50, 150, and 350 nm and for three gate lengths: 0.25, 0.5, and 1 μ m.

the larger L_G . A complex dependency between R_{ON} and RD at shallower RD (50 and 150 nm) is reported. Where first for L_G of 0.25μ m and 0.5μ m the I_D values are higher in the case of the RD of 50 nm, but that is no longer the case at $L_G = 1 \mu m$ where the

improved I_D value is obtained for the RD of 150 nm. However, a substantial signature is observed at the 350 nm RD. This effect can be related to differences on the bottom mobility and effective gate length defined by the RD. Similar trends are observed at 150 °C.

FIG. 4. Recess depth (RD) as a function of the effective bottom gate length for the three etching conditions (dimensions based on STEM images).

FIG. 5. $L_{G,eff}$ as a function of the sidewall angle (SWA) for the three recessed depths measured on several devices.

FIG. 6. Drain current vs gate voltage $I_D(V_G)$, for the three gate lengths (in log/lin scale); (a) at 25 °C and (b) at 150 °C.

B. Blocking mode

Drain (I_D) , source (I_S) , and gate (I_G) leakage currents are also shown in [Fig. 7](#page-6-0) during the blocking mode for all the RDs at L_G of 0.5μ m. Measurements are carried out by varying the drain voltage (V_D) from 0 to 800 V at a gate voltage of V_G = −4 V. At 25 °C [Fig. $7(a)$], no differentiable effect on the leakage currents is observed between the splits due to the very low values above the resolution limits. At 150 °C [Fig. $7(b)$], for a deeper RD, the effective gate surface increases leading to a larger I_G . On the contrary, the lateral current leakage I_S decreases due to better electrostatic control of the gate in a deeper area and the presence of the gate. These differences among the RDs are observed starting at $V_D = 200$ V. However, the limiting mechanism of I_D at $V_D = 800$ V, not represented here is the leakage due to the bulk, whose degradation factor in temperature $(I_{B, 150 \degree C}/I_{B, 25 \degree C})$ is about 10.

IV. MOBILITY EXTRACTION

A. General methodology

In order to evaluate the impact of RD on the previous forward characteristics and gain insight on the dependency between R_{ON}, RD and effective gate length, a new extraction methodology is proposed. As represented in [Fig. 8](#page-6-0), the MIS-HEMT resistance contributions are reported and the total resistance (R_{ON}) can be defined as

$$
R_{ON} = 2R_c + R_{2DEG,S} + R_{2DEG,D} + R_{channel},
$$
 (2)

where R_C , $R_{2DEG,S}$, $R_{2DEG,D}$, and $R_{channel}$ are, respectively, the contact, the 2DEG, and the channel resistance. R_C is determined by transmission line measurements (TLM) and is about 0.25 and 0.3 Ω mm, respectively, at 25 and 150 °C which represents the minor contribution to the total on-state resistance. R_{2DEG} is measured on gated Van der Pauw test structure and the corresponding electron mobility is extracted using the Split-CV methodology.²⁹ The R_{2DEG} values are found around 360 and 880 Ω/\Box , respectively, at 25 and 150 °C, and the associated mobility is around 2140 and 870 cm² V⁻¹ s⁻¹. The degradation factor ($R_{\text{2DEG, 150} °C}/R_{\text{2DEG, 25} °C}$) of 2.2 is related directly to the degradation of the mobility.

A methodology utilizing linear interpolations is suggested for assessing the impact of channel resistance $(R_{channel})$ on R_{ON} . More precisely, the objective is to differentiate the mobility degradation on the bottom and transverse regions of the gate cavity. The extractions are performed on several devices, for each one taking into account of its specifics dimensions in terms of L_{G,eff}. [Figure 9](#page-6-0)

05 August 2024 13:59:45

05 August 2024 13:59:45

 10° 50nm Leakage currents [A/mm] b **150nm** Ιc 350nm ls 10^{-6} $= - 4V$ $25^{\circ}C$ 10^{-8} 10^{-10} 200 400 600 800 V_D [V] 10^{-4} 800

illustrates this methodology. First, our previous methodology, 10 recalled in Fig. $9(a)$, is applied, in order to determine the bottom mobility (μ_{bot}) and the transverse mobilities (μ_T). For that, R_{channel} is plotted as a function of $L_{G,eff}$ for several V_G values from 1 V to 6 V, according to Eq. (3) . Here, two $R_{channel}(L_{G,eff})$ were considered: one using devices (specifically dedicated for such extractions) with large L_G (10–60 μm) giving more accuracy on the bottom extractions due to the negligible effect of the access; another one using the devices with smaller L_G (0.5–1 μ m) to be more accurate on the effect of the access regions. Then, from the slope, the sheet bottom resistance (r_{\square}) $_{bot}$) is extracted. The transverse resistance (R_T) is determined at the condition $L_{G,eff} = 0$ and depend on the transversal length (L_T) .

$$
R_{channel}(V_G) = R_T(V_G) + R_{bottom}(L_{G,eff}, V_G).
$$
 (3)

The bottom and transverse mobilities are calculated using electron density (N_S) from the capacitance measurements and the previous extractions of R_T and R_{bottom} .

AIN

 R_T

FIG. 8. Schematic of the overall resistance contributions on the on-state resistance.

Second, the new model presented in Fig. 9(b) and in Eq. (4), will be applied to estimate the degradation on the corner and sidewall regions, to give additional insight into the process degradation around the gate cavity,

$$
R_{channel}(V_G) = R_{SW}(V_G) + R_{corner}(V_G) + R_{bottom}(V_G).
$$
 (4)

This method required several sidewall length variations (L_{SW}), $\sum_{k=1}^{\infty}$
ssible through the RD splits (50, 150, and 350 nm). The $\sum_{k=1}^{\infty}$
 $\sum_{k=1}^{\infty}$ accessible through the RD splits (50, 150, and 350 nm). The 05 August 2024 13:59:45

Previous model

 (a)

 $\sqrt{\frac{1}{D}(V_{G})}$ R_{chann} for 3 RD $\rm R_{channel}(L_{G,eff})$ slope intercept $L_{G,bot}$ $\mathbf{r}_{\Box,\textbf{bot}}$ $R_T(L_{SW})$ $\overline{C(V_c)}$ μ_{bot} μ_{T} $L_{G,bot}$ **New model** slope *intercep* (b) R_{τ} $\mathbf{r}_{\square, \text{SW}}$ $R_{\rm corne}$ $\mu_{\rm corner}$ μ_{SW} L_{CL}

FIG. 9. General mobility extraction methodology to extract the three mobilities μ_{bot} [\(Fig. 13](#page-8-0)), μ_{SW} [\(Fig. 17](#page-9-0)), and μ_{corner} (Fig. 17), based on (a) the previous model from, 10 (b) the proposed new model.

passivation

2DEG.D

AlGaM

GaN:NID

previous R_T is plotted as a function of L_{SW} . The slope is related to the sidewall resistance (R_{SW}) and the intercept is related to the corner resistance (R_{corner}). Finally, μ_{SW} and μ_{corner} will be determined.

B. Extraction of the bottom mobility (μ_{bot})

To neglect the undesired effects of the morphology such as bowing effect, appearance of double slope on the sidewall of the gate cavity, transistors with large $L_{\text{G,eff}}$ from $10 \mu \text{m}$ to $60 \mu \text{m}$ are considered and characterized by $I_D(V_G)$ measurements for the 3 RDs at 25 $^{\circ}$ C and 150 °C from which R_{ON} can be calculated $[R_{ON}(V_G) = V_D$ / $I_D(V_G)$]. R_{channel} is then obtained from Eq. [\(2\)](#page-5-0) by removing the access resistance form the total resistance $[R_{ON}(V_G) - (R_C + R_{2DEG},$ $_S + R_{2DEG,D}$]. The corresponding $R_{channel}(V_G)$ is then plotted vs the $L_{G,eff}$ for various V_G values from 1 to 6 V as reported in Fig. 10.

The sheet bottom resistance $[r_{\square,bot}(V_G)]$ is extracted from the slope of the $R_{channel}(L_{G,bot})$ characteristic as shown in Fig. 11, as a function of V_G . In addition, an inset of this resistance at $V_G = 6V$ is reported showing a clear evidence of a degradation of the sheet bottom resistance for the deeper RD (350 nm) while an optimum condition is found for 150 nm RD regardless of the V_G value.

Finally, μ_{bot} is determined from the previous $r_{\Box,bot}(V_G)$ characteristics as a function of the electron density (N_S) according to Eq. (5), that is,

$$
\mu_{bot} = \frac{1}{q \cdot N_S \cdot R_{channel}},\tag{5}
$$

where q is the electron charge. N_S is considered uniform around the gate channel (cavity) and is extracted by capacitance measurements $C(V_G)$ for the three RDs at 25 and 150 °C as reported in Fig. 12. C (V_G) characteristics are reported at both temperatures and no change is observed for the 3RDs in terms of electron density.

In [Fig. 13](#page-8-0) we report the extracted bottom mobility (μ_{bot}) as a function of N_s , obtained from Eq. (5), at both 25 and 150 °C. For

FIG. 10. Channel resistance (median) as a function of the bottom length for RD = 50 nm at 25 °C/150 °C for V_G = 1–6 V (with a 0.5 V step).

FIG. 11. Extraction of the sheet bottom channel resistance $r_{\Box,bot}(V_G)$ for the 3RDs at 25 °C/150 °C, insert: zoom on the $r_{\Box,bot}$ values at 6 V for the two temperatures and the 3 RDs.

the shallow RDs (50/150 nm), the bottom mobility are found improved compared to the deepest one (350 nm) at both temperatures. This degradation can be related to either the proximity of the GaN:C layer enhancing the roughness mechanism, either to the degraded GaN bulk quality in deeper regions or the exposition 05 August 2024 13:59:45etching time which is longer for the 350 nm RD. By comparing the $\mu_{\rm bot}$ results at 25 and 150 °C, it comes out that the temperature dependence (T°) is small (<15%) for all the RDs. This slight variation with temperature can be explained by the effect of defects and not to the phonons. 3:59:45

C. Extraction of the transversal mobility (μ_T)

Based on previous work,¹⁰ $\mu_T(V_G)$ is calculated at 25 and 150 °C from the intercept of the $R_{channel}(L_{G,bot})$ characteristics at

FIG. 12. $C(V_G)$ measurements performed on large devices at a frequency of 10 kHz.

FIG. 13. Bottom channel mobility as a function of the electron density $\mu_{bot}(N_S)$ for the 3 RDs at 25 °C/150 °C.

 $L_{G,bot} = 0$ for the overall RDs, according to Eq. (6), as reported as a function of N_S in Fig. 14,

$$
\mu_T(V_G) = \frac{1}{q \cdot N_S(V_G) \cdot R_T(V_G)}.\tag{6}
$$

For this purpose and in order to have a more precise extraction of $\mu_{\rm T}$, devices with smaller L_G (0.5, 1, and 2 μ m) are consid-ered contrary to the previous bottom mobility extraction [\(Fig. 10\)](#page-7-0). Interestingly, we find that $\upmu_{\rm T}$ increases with deeper RD at both temperatures. Indeed, a value of 22, 81, and 93 cm² V⁻¹ s⁻¹ at 25 °C and 26, 59, 77 cm² V⁻¹ s⁻¹ at 150 °C is obtained at V_G = 6 V or equivalently $N_S \approx 8 \times 10^{12} \text{ cm}^{-2}$, respectively, for 50, 150, and 350 nm RD. The small temperature dependency of μ ^T (≈20%) is expected and is similar to the one found for $\mu_{\rm bot}$ for all the RDs.

FIG. 14. Extraction of the transversal mobility (μ_T) as a function of the electron density N_S at 25 °C and 150 °C [from the intercept of the R_{channel} (L_{G,eff)}].

FIG. 15. Transversal resistance (R_T) (median) as a function of the sidewall lengths (L_{SW} taken from the STEM images for the 3RDs) at 25 °C/150 °C for $V_G = 1 - 6$ V (with 0.5 V step).

 μ_{bot} is found to be higher than μ_{T} , likely due to the anisotropic ALE etching, and to the photolithography process, which induced more defects on the sidewall independently of the RD.

To explain the observed trend on μ _T, the only plausible assumption is to consider a non-uniform mobility along the trench cavity, specifically a difference between the sidewall and corner 05 August 2024 13:59:45region. Indeed by assuming a much more degraded mobility in the $\frac{6}{9}$ corner region compared to the sidewall one, a more important weighting contribution of the corner region over the total transversal length $(L_T = L_{SW} + L_{corner})$ for shallower RD^{[11](#page-12-0)} could explain the $\frac{63}{8}$ observed mobility degradation. Indeed, during dry etching, due to the non-vertical trenches, degradation mechanisms in the corner ᇬ regions are reported, supposedly due to energetic ions deflected from the sidewall surface to the corners.²

FIG. 16. Extraction from the slope and the intercept of the $R_T(L_{SW})$ at 25 °C/ 150 °C of (in Fig. 15); Left) the sheet sidewall channel resistance $r_{\text{C,SW}}$ as a function of V_G ; and Right) corner resistance (R_{corner}), as a function of V_G .

FIG. 17. Extracted mobility contributions for the sidewall (μ_{SW}) and corner (μ_{corner}) vs the electron density N_S at 25 °C/150 °C, for L_{corner} = 10 nm.

D. The mobility contributions around the gate: Decorrelation of the sidewall and corner mobility

In [Fig. 15](#page-8-0), the earlier extracted transversal resistance $[R_T(V_G)]$ is reported as a function of the gate sidewall length (L_{SW}) , obtained from the STEM images ([Fig. 3\)](#page-4-0), respectively, at 25 and 150 °C. The linear relationship between these two parameters, regardless of V_G and temperature, proves that the sidewall and corner mobility are identical between the different recess depths. $\mu_{\text{corner}}(V_G)$ and $\mu_{\text{SW}}(V_G)$ are then calculated from the corresponding sheet sidewall resistance $[r_{\square,SW}(V_G)]$ and corner resistance $[R_{corner}(V_G)]$. $r_{\square,}$ $_{\text{SW}}(V_G)$ and $R_{\text{corner}}(V_G)$ are extracted, respectively, from the slope and intercept of $R_T(V_G, L_{SW})$ characteristics at 25 and 150 °C, as reported in [Fig. 16.](#page-8-0)

FIG. 18. Sensibility of L_{corner} on μ_{SW} and μ_{corner}

FIG. 19. Comparison of the extracted mobilities μ _T (measurements) to the calculated $\mu_{T,cal}$ from the values (at V_G = 6 V) of μ_{SW} and μ_{corner} ([Figs. 14](#page-8-0) and 18).

Similarly to the bottom mobility, μ_{SW} and μ_{corner} are evaluated using Eqs. (6) and (7) that are, respectively,

$$
\mu_{SW} = \frac{1}{q \cdot N_S \cdot r_{\square, SW}},\tag{7}
$$

$$
\mu_{corner} = \frac{L_{corner}}{q \cdot N_S \cdot R_{corner}},
$$
\n(8) $\sum_{\substack{\text{sum} \\ \text{error} \\ \text{curve} \\ \text{sum} \\ \text{max} \\ \text{sum}}}}.$ \n(9) $\sum_{\substack{\text{sum} \\ \text{sum} \\ \text{max} \\ \text{sum} \\ \text{sum} \\ \text{max} \\ \text{sum} \\ \text{max} \\ \text{sum} \\ \text{max} \\ \text{$

where $L_{\rm corner}$ is the corner length estimated from the STEM images $(\approx 10 \text{ nm}$ in [Fig. 3](#page-4-0)). μ_{SW} and μ_{corner} are shown as a function of N_S at 25 and 150 °C in Fig. 17. μ _{corner} is found to be degraded compared to μ_{SW} at both temperatures. At high temperatures and $N_S = 8.2 \times 10^{12}$ cm⁻², both μ_{SW} and μ_{corner} are degraded by ~15% and 60%, respectively.

FIG. 20. TCAD simulated structures (RD, $L_{G,eff}$, and SWA) according to STEM images [\(Fig. 3\)](#page-4-0) and representation of the mobility regions (bottom, sidewall, and corner) and electron density.

FIG. 21. Simulated $I_D(V_G)$ for the 3RDs for L_G = 0.5 μ m, and comparison with the experimental data (median) at 25 °C and 150 °C.

As illustrated in [Fig. 18,](#page-9-0) the extraction of μ_{corner} and μ_{SW} is reported at $V_G = 6 V$ as a function of L_{corner} . Indeed, the extracted mobility values are impacted by the uncertainty around the L_{corner} value. Specifically μ_{corner} is found to be highly affected and increases with larger L_{corner} . On the contrary, μ_{SW} is found to be nearly constant, and therefore its extraction is unaffected by this uncertainty. A 20 nm corner length seems maximum considering the previous TEM image [\(Fig. 3\)](#page-4-0) and [Fig. 18,](#page-9-0) while values around 10 nm look more relevant for extraction. Finally, we can describe these mobilities with the transverse mobility, by considering their simple resistance dependency ($R_T = R_{SW} + R_{corner}$), that leads to the following expression:

$$
\mu_{T,cal} = \frac{(L_{corner} + L_{SW}) \times (\mu_{corner} \times \mu_{SW})}{(L_{SW} \times \mu_{corner}) + (L_{corner} \times \mu_{SW})}.
$$
(9)

In [Fig. 19](#page-9-0), the calculated $\mu_{T,cal}$ values [Eq. (9)], using the extraction of the μ_{SW} and μ_{corner} are compared to the ones extracted experimentally with the previous methodology. The value of $\mu_{T,cal}$ is found to followed a similar trend that of μ_T which confirmed the importance of the corner in the interpretation of the degradation mechanism around the gate cavity.

V. TCAD SIMULATIONS

Finally, TCAD simulations are carried out in order to validate the mobility extractions and to confirm the consequent experimental trend on the DC performances. The simulated gate morphologies for the three RD values for a L_G of 0.5 μ m are reproduced to account for the experimental STEM observations using the sprocess module of Synopsys, and are illustrated in [Fig. 20](#page-9-0). Electrical simulations were performed with Synopsys S-Device module. The spontaneous and piezoelectric polarization into the AlGaN, AlN and GaN are taking into account by considering two interface polarization charges at the AlGaN/AlN and AlN/GaN interfaces. To validate the mobility extractions at 25 and 150 °C ([Figs. 13](#page-8-0) and [17\)](#page-9-0), their values have been directly used as input for the $I_D(V_G)$ simulations. No dependency with temperature and saturation velocity is considered since these experimental values (used as input in TCAD) already take these effects into account. The mobility values at $V_G = 6V$ allows to predict and validate the extraction and the experimental trend observed specifically at strong inversion. In Fig. 21, simulations (dashed lines) are compared to the experimental $I_D(V_G)$ measurements (solid lines) for the three RDs. The results show that the $I_D(V_G)$ curves are well reproduced and close to the experimental data at both temperatures.

We have also mentioned, the effect of the RD on the leakage currents during the blocking mode [\(Fig. 7\)](#page-6-0), specifically the rise of the lateral leakage current (I_S) with shallower RD. This can be explained by the different distributions of the electrostatic potential around the gate cavity between the different RDs. The simulated electrostatic potential distributions at $V_G = -4 V$ and $V_D = 650 V$, are reported in Fig. 22 for the three RDs. The electrostatic potential of the gate cavity extends to the deeper GaN-NID region for larger recess depths. Moreover the presence itself of an enlarged gate cavity prevents from the rising of the lateral leakage current. However, the increase of sidewall length and the appearance of a sharper angle with deeper RD, leading to an increase of local electric field, increases the gate leakage current. However, the sharper 05 August 2024 13:59:45

FIG. 22. Simulated electrostatic potential distribution around the recessed gate of the device, at V_G = −4 V, and V_D = 650 V.

23. Determination of the five contributions of the R_{ON} $(2.R_c + R_{2DEG} + R_{bottom} + 2.R_{SW} + 2.R_{corner})$ for a L_G of $0.5 \mu m$, based on extracted resistances [\(Figs. 10](#page-7-0), [14,](#page-8-0) and [15](#page-8-0)) and effective lengths (L_{corner} , L_{SW} , $L_{G,bot}$).

angle and surface damage inside the trenches would lead to greater gate leakage current.

VI. R_{ON} OPTIMIZATION

In Fig. 23, the R_{ON} partitioning [Eqs. [\(2\)](#page-5-0) and [\(4\)](#page-6-0)] is summarized for the three RDs at 25 and 150 °C for a L_G of 0.5 μ m. R_{ON} is found to be lowered with shallower RDs due to a reduced R_{SW} contribution attributed to a shorter L_{SW} and despite the rising contribution of R_{bottom} in reason of a larger L_{G,eff}. The dependency between R_{ON} and RD is not simply a geometrical relationship (L_{SW} , $L_{G,eff}$), but require to account for the experimental differences in terms of mobility around the cavity. Indeed, the R_{ON} difference

FIG. 24. R_{ON} at 6 V vs I_S and I_G leakage current values at 150 °C, extracted at $V_D = 650$ V.

between RD_s is explained by a reduction of the sidewall resistance for shorter RDs, which is purely geometrical (L_{SW}) since μ_{SW} and μ_{corner} are assumed independent of the RD, and above a nonlinear contribution of the R_{bottom} . The improved μ_{bottom} is found for the RD of 150 nm. Concerning the temperature dependency, the Rchannel is weakly impacted (increase by a factor 1.2) due to the low degradation observed in the electron mobility compared to the access resistance (R_{2DEG}) where a factor above 2 is reported. As reported, in Fig. 24, by considering both results in forward (R_{ON}) and in blocking mode (I_G, I_S) and comparing the three RDs for a given L_G of 0.5 μ m, an optimum is found at 150 nm recess depth. Indeed, the RD of 150 nm shows comparable R_{ON} and I_G with the 50 nm RD and the comparable I_S with 350 nm RD.

VII. CONCLUSIONS

In this study, we evaluated the DC performances of the MOS-HEMT in terms of R_{ON} , channel mobility, and leakage currents (blocking mode), for three RDs values: 50, 150, and 350 nm, at 25 and 150 °C. We report that R_{ON} is the result of different resistance contributions: R_{2DEG} and R_C corresponding to the acces regions and which are independent of the etching process and Rchannel which is strongly impacted. To estimate the effect of the RD and determine the regions around the gate cavity subject to the highest mobility degradation, a methodology based on STEM images, $I_D(V_G)$, and $C(V_G)$ measurements has been proposed. A stronger degradation for the transverse region of the gate compared to the bottom (μ _T < μ _{bot}), as well as a dependence with RD of the transverse mobility are demonnstrated. μ_T is found more degraded $\frac{6}{5}$ for the shallowest RD. To take account of this observation, the $\frac{1}{2}$ assumption of a weighting contribution of $\mu_{\rm corner}$ with respect to μ_{SW} (μ_{corner} < μ_{SW}) was introduced and validated by TCAD I_D(V_G) simulations. Finally, R_{ON} is improved for shallower RDs (50 and 150 nm) due to a reduced impact of R_{SW} (lower L_{SW}), and despite the larger contribution of R_{bottom} (increase in $L_{G,eff}$ and μ_{bot} , 50 nm- $< \mu_{\text{hot, 150 nm}}$, emphasizing the importance of considering all gate regions (sidewall, corner, and bottom) for the R_{ON} optimization. To conclude, with regard to blocking characteristics at 150 °C, improved electrostatic control of the gate (lower I_S leakage) is reported for the deeper RD, highlighting an optimum in terms of R_{ON}/I_S for the 150 nm RD value. 05 August 2024 13:59:45

ACKNOWLEDGMENTS

This work was funded by the PSPC French national program "G-Mobility."

AUTHOR DECLARATIONS

Conflict of Interest

The authors have no conflicts to disclose.

Author Contributions

C. Piotrowicz: Formal analysis (equal); Investigation (equal); Methodology (equal); Visualization (equal); Writing – original draft (equal); Writing – review & editing (equal). B. Mohamad: Methodology (equal); Supervision (equal); Writing – review &

editing (equal). N. Malbert: Methodology (supporting); Supervision (equal); Writing - review & editing (equal). S. Bécu: Methodology (supporting); Writing – review & editing (supporting). S. Ruel: Investigation (supporting). C. Le Royer: Methodology (supporting); Supervision (equal); Writing – review & editing (equal).

DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

REFERENCES

¹M. Meneghini, O. Hilt, J. Wuerfl, and G. Meneghesso, "Technology and reliability of normally-Off GaN HEMTs with p-type gate," [Energies](https://doi.org/10.3390/en10020153) 10(2), 153 (2017).

²P. Fernandes Paes Pinto Rocha, L. Vauche, P. Pimenta-Barros, S. Ruel, R. Escoffier, and J. Buckley, "Recent developments and prospects of fully recessed MIS gate structures for GaN on Si power transistors," [Energies](https://doi.org/10.3390/en16072978) 16(7), 2978 (2023). ³H. Amano et al., "The 2018 GaN power electronics roadmap," [J. Phys. D: Appl.](https://doi.org/10.1088/1361-6463/aaaf9d) [Phys.](https://doi.org/10.1088/1361-6463/aaaf9d) ⁵¹(16), 163001 (2018). ⁴

A. Calzolaro, T. Mikolajick, and A. Wachowiak, "Status of aluminum oxide gate dielectric technology for insulated-gate GaN-based devices," [Materials](https://doi.org/10.3390/ma15030791) 15(3), 791 (2022).

⁵J. Gong et al., "Influences of ALD Al_2O_3 on the surface band-bending of c-plane, Ga-face GaN," [Jpn. J. Appl. Phys.](https://doi.org/10.35848/1347-4065/ac3d45) 61(1), 011003 (2022).

J. Robertson, Y. Guo, and L. Lin, "Defect state passivation at III-V oxide inter-faces for complementary metal-oxide-semiconductor devices," [J. Appl. Phys.](https://doi.org/10.1063/1.4913832) ¹¹⁷(11), 112806 (2015). ⁷

7J. Robertson and L. Lin, "Bonding principles of passivation mechanism at III-V-oxide interfaces," [Appl. Phys. Lett.](https://doi.org/10.1063/1.3665061) 99(22), 222906 (2011).

⁸S. Benrabah et al., "H₃PO₄-based wet chemical etching for recovery of dry-etched GaN surfaces," [Appl. Surf. Sci.](https://doi.org/10.1016/j.apsusc.2021.152309) 582, 152309 (2022).

F. Le Roux, N. Possémé, P. Burtin, P. Gergaud, and V. Delaye, "Characterization of AlGaN/GaN degradations during plasma etching for power devices," [Microelectron. Eng.](https://doi.org/10.1016/j.mee.2021.111619) 249, 111619 (2021).
¹⁰C. Piotrowicz *et al.*, "Impact of gate morphology on electrical performances of

recessed GaN-on Si MOS channel-HEMT for different channel orientations," in [2023 35th International Symposium on Power Semiconductor Devices and ICs](https://doi.org/10.1109/ISPSD57135.2023.10147642)
(ISPSD) **(IEEE, 2023), pp. 382–385**.

¹¹R. Kom Kammeugne et al., "Accurate statistical extraction of AlGaN/GaN HEMT device parameters using the Y-function," [Solid-State Electron.](https://doi.org/10.1016/j.sse.2021.108078) 184, 108078 (2021).

¹²C. Le Royer et al., "Normally-OFF 650 V GaN-on-Si MOSc-HEMT transistor: Benefits of the fully recessed gate architecture," in [2022 IEEE 34th International](https://doi.org/10.1109/ISPSD49238.2022.9813672) [Symposium on Power Semiconductor Devices and ICs \(ISPSD\)](https://doi.org/10.1109/ISPSD49238.2022.9813672) (IEEE, 2022), pp. 49–52. .

¹³Y. Zhang et al., "Trench formation and corner rounding in vertical GaN power devices," [Appl. Phys. Lett.](https://doi.org/10.1063/1.4983558) 110(19), 193506 (2017).
¹⁴S. L. Selvaraj, A. Watanabe, A. Wakejima, and T. Egawa, "1.4-kV breakdown

voltage for AlGaN/GaN high-electron-mobility transistors on silicon substrate,"

[IEEE Electron Device Lett.](https://doi.org/10.1109/LED.2012.2207367) 33(10), 1375-1377 (2012).
¹⁵A. Fariza *et al.*, "On reduction of current leakage in GaN by carbon-doping,"

[Appl. Phys. Lett.](https://doi.org/10.1063/1.4968823) 109(21), 212102 (2016).
¹⁶Z. Gao et al., "Reliability comparison of AlGaN/GaN HEMTs with different carbon doping concentration," [Microelectron. Reliab.](https://doi.org/10.1016/j.microrel.2019.113489) 100, 113489–113101 (2019).

17A. Fariza et al., "Leakage currents and Fermi-level shifts in GaN layers upon iron and carbon-doping," J. Appl. Phys. 122(2), 025704 (2017).

¹⁸O. Ambacher et al., "Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in N- and Ga-face AlGaN/GaN hetero-

structures," [J. Appl. Phys.](https://doi.org/10.1063/1.369664) 85, 3222-3233 (1999).
¹⁹F. Bernardini and V. Fiorentini, "Nonlinear macroscopic polarization in III-V

nitride alloys," [Phys. Rev. B](https://doi.org/10.1103/PhysRevB.64.085207) 64(8), 085207 (2001).
²⁰T. Ide *et al.*, "Improvement of DC characteristics in AlGaN/GaN heterojunction field-effect transistors employing AlN spacer layer," [Jpn. J. Appl. Phys., Part](https://doi.org/10.1143/jjap.41.5563)

[1](https://doi.org/10.1143/jjap.41.5563) 41(9), 5563–5564 (2002). .
 $21A$. Asgari and L. Faraone, "SiN passivation layer effects on un-gated twodimensional electron gas density in AlGaN/AlN/GaN field-effect transistors,"

[Appl. Phys. Lett.](https://doi.org/10.1063/1.3696641) ¹⁰⁰, 122106 (2012). ²²M. Charles, Y. Baines, R. Bouis, and A.-M. Papon, "The characterization and optimization of GaN cap layers and SiN cap layers on AlGaN/GaN HEMT structures grown on 200 mm GaN on silicon," [Phys. Status Solidi \(b\)](https://doi.org/10.1002/pssb.201700406) 255(5), 1700406 (2018).

²³A. Siddique, R. Ahmed, J. Anderson, M. Holtz, and E. L. Piner, "Improved electrical properties of AlGaN/GaN high-electron-mobility transistors by in situ tailoring the SiN_x passivation layer," [ACS Appl. Mater. Interfaces](https://doi.org/10.1021/acsami.1c01241) 13, 18264–18273 (2021).

24K. J. Kanarik *et al.*, "Overview of atomic layer etching in the semiconductor $\sum_{i=1}^{8}$

industry," [J. Vac. Sci. Technol. A](https://doi.org/10.1116/1.4913379) 33(2), 020802 (2015).
²⁵C. Mannequin *et al.*, "Comparative study of two atomic layer etching processes $202₅$ for GaN," [J. Vac. Sci. Technol. A](https://doi.org/10.1116/1.5134130) 38(3), 032602 (2020).

²⁶R. Qiu, H. Lu, D. Chen, R. Zhang, and Y. Zheng, "Optimization of inductively coupled plasma deep etching of GaN and etching damage analysis," [Appl. Surf.](https://doi.org/10.1016/j.apsusc.2010.10.048) [Sci.](https://doi.org/10.1016/j.apsusc.2010.10.048) 257(7), 2700-2706 (2011). 05 August 2024 13:59:45

27S. Yamada et al., "Reduction of plasma-induced damage in n-type GaN by multistep-bias etching in inductively coupled plasma reactive ion etching," [Appl.](https://doi.org/10.7567/1882-0786/ab5ffe) [Phys. Express](https://doi.org/10.7567/1882-0786/ab5ffe) 13(1), 016505 (2020).

28Y. Sun et al., "Optimization of mesa etch for a quasi-vertical GaN Schottky barrier diode (SBD) by inductively coupled plasma (ICP) and device characteristics," [Nanomaterials](https://doi.org/10.3390/nano10040657) 10(4), 4 (2020). .

 29 C. Piotrowicz et al., "Influence of AlGaN n-type doping and AlN thickness on the two-dimensional electron gas density (ns) and resistance (R2DEG)," [Solid-State Electron.](https://doi.org/10.1016/j.sse.2023.108594) 201, 108594 (2023).