

Breaking the memory wall with a flexible open-source L1 Data-cache

Davy Million, Noelia Oliete-Escuín, César Fuguet Tortolero

► To cite this version:

Davy Million, Noelia Oliete-Escuín, César Fuguet Tortolero. Breaking the memory wall with a flexible open-source L1 Data-cache. DATE 2024 - 2024 Design, Automation and Test in Europe Conference, Mar 2024, Valence, Spain. , 2024. cea-04600891

HAL Id: cea-04600891 https://cea.hal.science/cea-04600891

Submitted on 4 Jun2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Breaking the Memory Wall with a Flexible Open-Source L1 Data-cache

Davy Million¹, Noelia Oliete-Escuín², César Fuguet¹

2024 Design, Automation and Test in Europe Conference (DATE 2024), Late Breaking Results (Paper n°10009)

Memory Caches



Fig 1. Memory caches in a standard computer architecture, with the data-cache near the CPU

Memory caches goal: reduce the average latency when accessing memory

Key performance metrics of the **DRAM** technology are evolving at different speeds:

Recently, **3D-DRAM** such as **HBM** allowed to continue increasing the



Available Open-Source Data-caches

Open-Source L1 Data-cache	Non-blocking for Miss- under-Miss ([2])	MSHR Size Scalability	Hardware Description Language	Configurability
STDcache (CVA6)	X	N/A	SystemVerilog	Low
WTDcache (CVA6)	X	N/A	SystemVerilog	Low
Rocket/BOOM	\checkmark	Low (Flip-flops)	Chisel	Low

Table 1. Comparison of Open-Source L1 data-cache



capacity and bandwidth;

But latency lags behind.

latency hiding for Need mechanism in the computer memory hierarchy

Fig 3. Total latency comparison of successive, independent requests between Miss-under-miss blocking and non-blocking data-cache

HPDcache Overview



Requester 0	Requester 1	Requester 2		Requester N-1			
	,				HPD	cache	
	:	Arbiter	2 N-	-1 N ◀	Hardward Memory Prefetche	e r	
up to 64 bytes/cycle							
HPI	Dcache 'e	1 request/ cycle	Data/Dire	ctory	CSRs		
	R	ТАВ	MSHR	2 V	Vrite Buffer		
Memory Interface up to 64 bytes/channel/cycle							
Rea	nd	Read	Write//	амо	Write		
Mis Reque	ss Ur st¥ F	icached Request V	Uncac Req	ched R uest¥	equest ¥		

- Non-blocking (MSHR multi-entry, up to 128 outstanding misses);
- Memory interface: up to 64 bytes ;
- Out-of-order execution (**RTAB**);
- **RISC-V** Cache Support for Management Operation (CMOs)
- Highly configurable ;
- Designed to be adaptable to any (RISC-V requester core, accelerators...).

Recent Improvements

□ Virtual indexing (VIPT) support into the cache → Requesters can use VIPT to shorten the latency (1 cycle) for non-missed load



Performance Evaluation

→ Comparison between HPDcache, CVA6's WTDcache and CVA6's STDcache

Evaluation Platform

Fig 4. HPDcache overview



Benchmarks chosen

→ SpMV and RaiderSTREAM are memory intensive programs with irregular memory patterns (independent successive loads and stores).

J 1.4 K

₩ 0.6

1.2 + 2

(1) RaiderSTREAM [5]

- □ STREAM benchmark with new "HPC" <u>é</u> 1.0↓ kernels ;
- □ **400KB** arrays ;
- Higher 1.0 Higher (<1%) □ Speedup up to 234% on the kernel variants with indirections;
- □ Same performance on the legacy ਨ 0.4 -**STREAM Add variant ;**

- □ CORE-V CVA6 with a scoreboard of 8 entries.
- □ L1 Data-cache (HPDcache or WTDcache or STDcache):
 - Common: 32KB size, 64B cache line, 8 ways, **8-bytes** memory interface ;
 - Write-Through caches only: same write buffer size (16 * 64-bit entry) and same maximum number of in-flight store requests (16);
 - HPDcache only: MSHR of 8 entries.
- □ Fixed latency of **100 cycles** between the core and memory.

HPDcache

WTDcache

STDcache

+164%

+120%

+234%



CVA6+HPDcache (**VIPT indexing**)

Fig 5. Latency comparison between PIPT and VIPT indexing in CVA6+HPDcache

- **Improvements** in the **selection policy** of the **re-ordering mechanism**, to prioritize dependent on-hold requests ;
- **Improvements** in the **coalescing policy** of the Write Buffer to **virtually increase** its size.

Area and Timing Evaluation

□ Synthesis in the GF22FDX technology (SSG 0.72V/125C corner)

Same platform/configuration used as for benchmarking

System considered	Area (mm²)	Frequency (MHz)
CVA6-HPDcache	0.386	950
CVA6-WTDcache	0.364	931

Table 2. Area and timing comparison between CVA6-HPDcache and CVA6-WTDcache

- → CVA6+HPDcache is 5.92% larger, 2.06% faster than CVA6+WTDcache
- □ Increase HPDcache memory interface to 64-bytes implies no area impact (<1%) → But improves its performance up to 10% (RaiderSTREAM) and 6% (SpMV)

Conclusion & Future Work

□ HPDcache accelerates memory intensive applications with irregular memory



1 Université Grenoble Alpes, CEA, List, F-38000 Grenoble, France