



A $7.4\mu\text{W}$ and $860\mu\text{m}^2$ per channel cryo-CMOS IC for 70-channel frequency-multiplexed μs -readout of semiconductor qubits

Quentin Schmidt, Brian Martinez, Thomas Houriez, Baptiste Jadot, Aloysius Jansen, Xavier Jehl, Tristan Meunier, Gaël Pillonnet, Gérard Billiot, Adrien Morel, et al.

► To cite this version:

Quentin Schmidt, Brian Martinez, Thomas Houriez, Baptiste Jadot, Aloysius Jansen, et al.. A $7.4\mu\text{W}$ and $860\mu\text{m}^2$ per channel cryo-CMOS IC for 70-channel frequency-multiplexed μs -readout of semiconductor qubits. Custom Integrated Circuit Conference 2024, IEEE, Apr 2024, Denver, United States. pp.11-6, 10.1109/CICC60959.2024.10529081 . cea-04563150

HAL Id: cea-04563150

<https://cea.hal.science/cea-04563150>

Submitted on 29 Apr 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

A 7.4 μ W and 860 μ m² per channel cryo-CMOS IC for 70-channel frequency-multiplexed μ s-readout of semiconductor qubits

Quentin Schmidt¹, Brian Martinez¹, Thomas Houriez¹, Baptiste Jadot¹, Aloysius Jansen², Xavier Jehl², Tristan Meunier^{3,4}, Gaël Pillonnet¹, Gérard Billiot¹, Adrien Morel⁶, Yvain Thonnart⁵, Franck Badets¹

¹Univ. Grenoble Alpes, CEA, Leti, ²Univ. Grenoble Alpes, CEA, PHELIQS, ³Quobly, ⁴Univ. Grenoble Alpes, CNRS, Institut Neel, ⁵Univ. Grenoble Alpes, CEA, List, F-38000 Grenoble, France, ⁶SYMME, Univ. Savoie Mont Blanc, Annecy, France

Large-scale quantum computing holds promise for exponentially faster computation speed to address currently unsolvable problems. Nevertheless, biasing, driving and reading numerous physical qubits operating at cryogenic temperature remains an on-going challenge. In particular, the integration of cryogenic control and readout ICs appears mandatory to overcome the wiring bottleneck [1, 2, 3]. In this regard, the promising higher operating temperature (up to 1K) of silicon semiconductor qubits offers a more substantial cryogenic power budget, which could enable addressing larger qubit arrays with integrated cryogenic CMOS electronics. In the context of 100,000 qubits at 1K, the maximum power consumption allowed by cooling capability is about 1W within a compact footprint of just a few cm², defining targets of <10 μ W/qubit consumption and <0.01mm²/qubit footprint. Focusing on the readout IC, the semiconductor-qubit coherence time also imposes a typical <100 μ s readout time, while requiring a Bit Error Rate (BER) below 10⁻³.

Reflectometry, in conjunction with a frequency-division multiplexing (FDM) technique, has been proposed as a potential solution [1, 2, 3]. However, the footprint of associated passive inductors and/or the need of intermediary frequencies (IF) remain impractical for addressing large-scale arrays of qubits. Additionally, the resonator quality factor introduces a strong tradeoff between spectral selection and reading time (T_i). To overcome these issues, charge-based readouts using cryogenic transimpedance amplifiers (TIA) or current integrators were proposed by [4, 5]. Nevertheless, existing implementations still face limitations in terms of gain [4] (<80dB Ω), or are not compatible with FDM [5]. Moreover, they offer no answer to solve the wiring bottleneck issue.

Taking inspiration from [6], this paper introduces a tunable FDM-capable cryogenic capacitive feedback TIA (CTIA) in FDSOI 28nm CMOS technology for reading simultaneously up to 70 channels in a charge-readout scheme with an external direct IQ conversion.

Figure 1 depicts the circuit architecture of the proposed CTIA for FDM charge readout. The MHz range CTIA input current is either coming from co-integrated single electron transistors (SET) or from emulated current stimuli (I_{in}). In a SET configuration, the modulation of the SET gates at different frequencies, with a frequency separation (ΔF), results in On-Off Keying (OOK) sub-nA signals depending on the electrostatic charge environment reflecting the qubit state information. The sum of all OOK current signals (I_{SUM}) is amplified and converted into a voltage (V_{TIA}) through the CTIA. Then, the voltage is sent to RT via an integrated line buffer (LBUF). At RT, digitization and demodulation of N multiplexed frequencies yield N (I, Q) components representing simultaneously the N quantum states.

Figure 2 presents the schematics of the proposed tunable CTIA and LBUF. In contrast to [6], OPAMP1 is a two-stage opamp. The V_{CM} bias is provided by current mirrors, which also provide a DC path for the input current. As capacitive feedback does not set the DC feedback, a local common mode feedback is introduced. To drive the large M0 gate capacitance without instability, the OPAMP1 second stage is designed as a common drain stage. LBUF, on the other hand, is a two-stage opamp source follower responsible for driving the capacitance of the output wiring from cryogenic temperature to RT (typically ~300pF). Rather than relying on conventional temperature-dependent passive Miller compensation that could lead to instabilities at cryogenic temperature, LBUF has been designed to use the output wire capacitance itself as a compensation.

Figure 3 shows the CTIA performances at 4.2K measured with a 1nA input current source and facing a 40fF parasitic input capacitance.

By adjusting the tunable passives elements (C1, C2, RD) to obtain a gain of 101dB Ω , a bandwidth of 50MHz and a noise level of 130fA/ $\sqrt{\text{Hz}}$ are achieved. The power consumptions of the CTIA and LBUF are 180 μ W and 330 μ W respectively. As depicted, tuning C1 and C2 allows a tradeoff between gain and bandwidth without affecting the CTIA power consumption, illustrating its flexibility for scaling and its adaptability to specific SET characteristics. RD and biasing currents are used to account for thermal effects. Besides, FDSOI allows independent NMOS and PMOS back-gate biasing ($V_{BGN}=1V$, $V_{BGP}=-2.3V$) in order to compensate for the temperature shifts of V_{TH} , ensuring that the targeted operating point is maintained. Unlike prior works on cryogenic integrated charge readout architectures (Fig. 5) our CTIA exhibits, >100dB Ω gain, and <1mW power consumption, while reaching >10MHz bandwidth and achieving comparable noise performances. Thereby it meets all the necessary specifications for a FDM scalable charge-based readout.

Figure 4 illustrates the readout performances achieved with our proposed FDM readout. Given our noise level, when reading a single 1nA signal at 10 MHz, the required reading times are respectively 6 μ s and 8.5 μ s to reach a BER of 10⁻³ and of 10⁻⁴. The reading time to reach a signal-to-noise ratio of 1 (t_{min}) has been extrapolated to $t_{min}=125\text{ns}$ from our 4.2K measurements, which is 16x shorter than [1]. To study the crosstalk between channels, we introduced a second channel and measured the reached BER depending on the frequency separation ΔF between both, for a given reading time. For $\Delta F > 2/T_i$, crosstalk becomes negligible compared to the noise level and the BER decreases down to the single-channel case. While $\Delta F = 1/T_i$ could be reached according to the orthogonal FDM (OFDM) principle, we were limited by our RT demultiplexing instruments baseband filter. Two IQ constellations {1} and {2} are shown for two values of frequency spacing, highlighting the crosstalk for ΔF below the second orthogonal frequency. Our readout chain demonstrates operation near the OFDM limit, which is not attained by [1, 2, 3] due to their limited resonators Q factors. With a bandwidth of 50MHz and a reading time of 6 μ s to achieve a 99.9% fidelity, the proposed CTIA could read 166 channels. Our circuit is no longer limited by frequency separation and in practice the $I_{IN}1\text{dB}=70\text{nA}$ compression point at 1dB achieved by LBUF yields 70 channels. Fig. 5 presents a frequency distribution example for an FDM readout of 12 channels with a 438kHz channel spacing (chosen to prevent FFT aliasing).


Figure 6 compares our alternative multiplexed readout with state of the art cryo-CMOS reflectometry. A first-order extrapolation of power consumption and number of channels yields a power efficiency of 7.4 μ W/channel, which is a 11x improvement compared to [1, 2, 3], as illustrated in Fig. 5. A footprint efficiency of 860 μ m²/channel has been achieved, which is a 2.3x improvement. Furthermore, our circuit eliminates bulky resonators, which constitutes a major advantage for scalable qubit readout. Our readout circuit demonstrates the capability to simultaneously read 70 channels within the aforementioned budgets of <10 μ W/qubit power consumption and <0.01mm²/qubit footprint, which represent a significant advancement for large-scale readout of semiconductor qubits.

Acknowledgement:

This work is supported by the French National Research Agency under the programme "France 2030" (PEPR PRESQUILLE - ANR-22-PETQ-0002). Electronic PCBs were supplied by CEA test engineers as part of the European Qu-test project.

References:

- [1] B. Prabowo *et al.*, "13.3 A 6-to-8GHz 0.17mW/Qubit Cryo-CMOS Receiver for Multiple Spin Qubit Readout in 40nm CMOS Technology," ISSCC, 2021.
- [2] A. Ruffino *et al.*, "13.2 A Fully-Integrated 40-nm 5-6.5 GHz Cryo-CMOS System-on-Chip with I/Q Receiver and Frequency Synthesizer for Scalable Multiplexed Readout of Quantum Dots," ISSCC, 2021.
- [3] A. Nagulu *et al.*, "Sub-mW/qubit 5.2-7.2GHz 65nm Cryo-CMOS RX for Scalable Quantum Computing Applications," CICC, 2023.
- [4] S. Bonen *et al.*, "Cryogenic Characterization of 22-nm FDSOI CMOS Technology for Quantum Computing ICs," EDL, 2019.
- [5] H. Fuketa *et al.*, "A Cryogenic CMOS Current Comparator for Spin Qubit Readout Achieving Fast Readout Time and High Current Resolution," VLSI, 2022.
- [6] B. Razavi, "A 622 Mb/s 4.5 pA/ $\sqrt{\text{Hz}}$ CMOS transimpedance amplifier [for optical receiver frontend]," ISSCC, 2000.








Figure 1 consists of four subplots (a, b, c, d) showing the performance of the proposed 2-channel system.

- (a) One channel BER:** A log-log plot of Bit Error Rate (BER) versus Reading time T_1 (s). The y-axis ranges from 10^{-4} to 10^{-1} , and the x-axis ranges from 10^{-7} to 10^{-5} . The plot shows 4.2K measurements (blue dashed line) and simulation (green solid line). Parameters: $f_{\text{Chan, 1}} = 10\text{ MHz}$, $I_{\text{in}} = 1\text{ nA}$, $\text{SNR} = 1$, and t_{min} is indicated at the start of the curve.
- (b) Two channels min. spacing:** A log-log plot of BER versus ΔF (Hz). The y-axis ranges from 10^{-4} to 10^{-1} , and the x-axis ranges from 10^5 to 10^6 . The plot shows two curves: $T_1 = 6\mu\text{s}$ (blue dashed line) and $T_1 = 8.5\mu\text{s}$ (red solid line). Parameters: $f_{\text{Chan, 1}} = 10\text{ MHz}$, $I_{\text{in}} = 1\text{ nA}$. The plot also indicates 200 channels (green dashed line) and 166 channels (green solid line). A green arrow points to the $-2/T_1$ slope.
- (c) {1} IQ constellation:** A scatter plot of IQ constellation for the first channel. The y-axis is Q (a.u.) and the x-axis is I (a.u.), both ranging from -10 to 10. The plot shows four clusters labeled '11', '10', '00', and '01'. Parameters: $\text{BER} = 6 \times 10^{-4}$, $\Delta F = 0.3\text{ MHz}$, $T_1 = 6\mu\text{s}$. A small inset shows the channel frequencies $f_{\text{Chan, 1}}$ and $f_{\text{Chan, 2}}$ separated by Δf .
- (d) {2} IQ constellation:** A scatter plot of IQ constellation for the second channel. The y-axis is Q (a.u.) and the x-axis is I (a.u.), both ranging from -10 to 10. The plot shows four clusters labeled '11', '10', '00', and '01'. Parameters: $\text{BER} = 9 \times 10^{-2}$, $\Delta F = 0.1\text{ MHz}$, $T_1 = 6\mu\text{s}$. A small inset shows the channel frequencies $f_{\text{Chan, 1}}$ and $f_{\text{Chan, 2}}$ separated by Δf . Arrows labeled 'Crosstalk' point from the clusters of the first channel to the clusters of the second channel.



	EDL 2019 [4]	VLSI 2022 [5]	This work	Unit
Topology	Inverter-based TIA	Integrator + CDS Amp.	Capacitive TIA	-
FDMA capability	Yes	No	Yes	-
Power	3.1	0.064	0.518	mW
Readout time @99.9% fidelity ^c	N. R.	0.7	6	μs
Bandwidth	5,000	1 ^b	50	MHz
Gain	80	160 ^a	101	dB.Ω
Footprint	N. R.	80,000	60,000	μm ²

Fig. 5. Measured output voltage of the circuit at 4.2K and predicted evolution of the addressable number of channels depending on the available power consumption for readout. Comparison table of state of the art circuits dedicated to charge readout of quantum devices.

	ISSCC 2021 [1]	ISSCC 2021 [2]	CICC 2023 [3]	This work	Unit
Reading type	Reflectometry	Reflectometry	Reflectometry	Charge readout	-
Temperature	4.2	3.5	4	4.2	K
Off-chip components at cryogenic temp.	Directional coupler, LNA	Directional coupler	Directional coupler	No	-
Architecture	Intermediate IF I/Q	Intermediate IF I/Q	Intermediate IF I/Q	Direct I/Q	-
Footprint	0.68 ^c	2.10 ^{c,e,f}	0.81 ^c	0.06	mm ²
Power consumption	66.0	92 ^e	17.1	0.518	mW
Bandwidth	2,000	1,400	2,000	50	MHz
Channel frequency spacing	5	10	10	0.3	MHz
$t_{\min}^b$	1.96	N. R.	N. R.	0.125	μ s
P1dB / I_{IN}1dB^d	-58.4 / -	-85 / -	-81 / -	- / 70	dBm/nA
Nb. of channels limiting factor	Resonators Q factor	Resonators Q factor	Resonators Q factor	Buffer linearity	-
Channels/circuit	400	70	200	70 / 166 ^a	-
Power/channel	0.16	1.31	0.085	0.0074	mW
Footprint/channel	2,000 ^c +Resonator	30,000 ^c +Resonator	4,050 ^c +Resonator	860	μ m ²

^a Without considering the I_{IN} 1dB limitation.
^b With t_{min} the required reading time to reach SNR = 1.
^c Reported data that doesn't consider passive resonator footprints and discrete cryogenic electronics.
^d I_{IN} 1dB the maximal input current for a 1dB gain loss.
^e Excluding on-chip signal generation (VCO, PLL).
^f Estimated from chip micrograph.