

Normalized benchmarking of hybrid switched-capacitor DC-DC converters

Gaël Pillonnet, Mahmoud H.K. Hmada, Patrick P Mercier

▶ To cite this version:

Gaël Pillonnet, Mahmoud H.K. Hmada, Patrick P Mercier. Normalized benchmarking of hybrid switched-capacitor DC-DC converters. COMPEL 2023 - IEEE 24th Workshop on Control and Modeling for Power Electronics, Jun 2023, Ann Arbor, United States. pp.1-8, 10.1109/COM-PEL52896.2023.10221102. cea-04523493

HAL Id: cea-04523493 https://cea.hal.science/cea-04523493

Submitted on 27 Mar 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Normalized Benchmarking of Hybrid Switched-Capacitor DC-DC Converters

Gaël Pillonnet

Univ. Grenoble Alpes

CEA, Leti
F-38000 Grenoble, France
gael.pillonnet@cea.fr

Mahmoud H.K. Hmada, Patrick P. Mercier Department of Electrical & Computer Engineering University of California San Diego
La Jolla, CA 92037, USA
p.mercier@ucsd.edu

Abstract—Hybrid switched-capacitor converters (HSCC) offer great potential for high efficiency and power density compared to purely capacitor- or inductor-based converters. However, the recent proliferation of HSCC topologies has made it difficult to choose the best one for a particular application. This paper presents a benchmarking framework that allows for direct comparison of popular HSCC topologies by analyzing various performance metrics such as passive component volume and bandwidth. By comparing all topologies at the same efficiency, same inductor ripple, and same output voltage ripple, this approach generates guidelines for topology selection and optimization, which can aid in wider industrial adoption and exploration of new topologies.

Index Terms—DC-DC converter, hybrid converter topology, switching converters.

I. INTRODUCTION

Leveraging the performance of inductive-based converters with an additional first-stage switched capacitors network has been well-known in the literature [1], but has been revived by recent developments in applications such as new USB standards, high power computing power delivery, and 48V bus level adoption. Consequently, hybrid switched-capacitor converters (HSCC) (Fig. 1) have received particular attention in the last decade to address non-isolated high voltage conversion ratios (VCR) [2]-[4]. Compared to pure switched-capacitor converters (SCC), many (though not all) HSCC offer softcharging operation, which eliminates the main SCC bottlenecks: charge-sharing losses [5] and non-lossless regulation capability [6]. Compared to pure inductive-based converters, additional flying capacitors C_F block a portion of the input voltage, allowing the use of low-voltage rating switches and enabling higher switching frequency operation [7]. The reasons for HSCC's supremacy lie in technological limitations on passive components, namely the relatively low energy density of inductors compared to capacitors [8], and on active devices, namely the negative impact of the blocking voltage on switch performance [6], [9], [10].

The choice of HSCC topology is crucial as it distributes the constraints over the three main converter components (switches, capacitors, and inductors). Influenced by the formalization of SCCs in the 2000s, topology zoology is mainly derived from SCCs: Dickson, series-parallel, Fibonacci, etc. The combination of a traditional SCC with inductors at the output provides a plethora of possible topological solutions,




Fig. 1: Generalized hybrid switched-capacitor converter structure and behavioral model.

necessitating a multifaceted comparison between them. Previous contributions have already proposed some powerful comparison tools for predicting the minimal achievable output resistance [10]–[12], mostly inspired by modeling that is dedicated to SCCs [13], [14]. In this paper, we propose to augment the effort in [15] by introducing an improving framework for a normalized benchmark of fully soft-charging non-resonant HSCC topologies, referred to the baseline 2-level buck at the same power efficiency, and same inductor current and output voltage ripples.

Our approach differs from previous works as we establish a connection between the intrinsic performance of passive and active component utilization through switch area and switching frequency amongst different topologies. This enables a comparison of all topologies under the same conduction and switching losses, including inductor losses, while maintaining the same inductor current and output voltage ripples for a fair comparison. Additionally, our analysis is conducted on a regulated HSCC, where the "output buck converter" achieves voltage regulation by adjusting the duty cycle. In other words, the VCR M is not necessarily the inherent unregulated DC-DC transformation (N:1) given by the capacitive network. Our comparison is purely dimensionless, meaning it remains true for any input/output voltage/current levels, which helps to make the conclusions relatively general. Although this work provides a comparison in a particular set of input parameters, the method can be numerically solved under various constraints (switch scaling law, VCR) to extend the benchmark to a specific targeted design space.

The objective of this paper is more to point out the pros and cons of each topology than to reveal the best-in-class HSCC. The framework provides a direct inductor volume, bandwidth, voltage rating comparison among different previously intro-

duced HSCC, letting designers to choose the best compromise for their targeted applications.

II. PROPOSED COMPARISON FRAMEWORK

A. Assumptions and Notations

Even though we attempted to find a generic method, our approach is only valid in continuous mode, in steady-state, without core saturation or hysteresis effects, with a single inductor L at the output, and in fully soft-charging operation. We treat the HSCC operation in buck-mode far below the resonance [3], [16]. We focus on single-phase HSCC, but the methodology could be extended to N-phase. The approach also assumes that the inductor series resistance (DCR) does not vary significantly in the switching frequency range studied here (approximately ten times). For simplicity, all flying capacitors share the same value, C_F . All symbols used in the paper are defined and explained throughout the manuscript, and are also summarized in the Appendix.

B. Method to size the converter at iso-loss and iso-ripple

The method proposed in this study compares the performance of specific HSCC topologies with that of a 2-level single-phase buck converter (1B) at an equivalent power dissipation level, considering inductor current and output voltage ripples.

The losses considered in this analysis include the conduction loss of the switches (P_{cond}) , gate driving loss (P_{drive}) , and inductor conduction loss from both DCR and inductor ripple (P_{ind}) . The total converter loss is expressed as:

$$\widetilde{P_{loss,k}} = \widetilde{P_{cond,k}} + \widetilde{P_{drive,k}} + \widetilde{P_{ind,k}}$$

$$= \widetilde{R_{o,k}} \widetilde{I_o^2} + \widetilde{E_{dr,k}} \widetilde{F_k} + R_L \widetilde{I_o^2} (1 + \frac{\varepsilon}{12})$$
(1)

where k is the topology index, R_o is the equivalent output impedance, I_o is the output current, F is the switching frequency, E_{dr} is the total energy required to commute all switches during one cycle, R_L is the DCR of the ouput inductor, and ε is the relative inductor current ripple (relative to I_o). The purpose of using the tilde notation is to differentiate between the normalized values with respect to the baseline topology, 1B (which are represented without tilde) and the dimensional values (which are represented with tilde).

As we always compare topology k to 1B for normalization purposes, the comparison procedure follows the steps below for a given VCR, denoted by $M = V_o/V_i$:

- Find the total switch area, A, to achieve the **same output** impedance as 1B (same P_{cond}), using the well-known relationship between on-state resistance, area, and voltage blocking requirement (see II.D).
- Adapt the switching frequency, F, to equalize the switching loss to 1B P_{drive} , using the well-adopted relationship between on-state resistance, gate capacitance, and blocking voltage (see II.E).
- Adapt the inductor and capacitor values to obtain the same relative inductor current and output voltage ripples as 1B, for equalizing $\widetilde{P_{ind}}$. The flying capacitors

 C_F value is also derived accordingly to operate far below the resonance.

As outputs, we obtain the switch area A_k , the switching frequency F, and inductor value L, all relative to 1B. From these values, we can deduce the gain in passive size (inductor and capacitor) and bandwidth compared to the baseline 1B buck converter.

Compared to previous works, except for [15], it is important to notice that the couple $\{A,F\}$ is adapted to achieve the same power efficiency, leading to adapting the passive triptych $\{L,C_F,C_o\}$. In [15], a similar comparison procedure is proposed, but we extend the case to asymmetric switch sizing, adapting the conductance of each switch to minimize the conduction loss at the targeted M.

The targeted VCR, M, is not necessarily the inherent VCR (N) of the SCC network placed before the inductor $(M \neq N)$. Our analysis is done to compare HSCC with regulation capabilities. The voltage regulation is achieved by adding an extra state, denoted by G here, that sets the left inductor terminal (V_{Lx}) to ground (Fig. 1).

C. Active-devices scaling models

Before explaining in detail each step, let's discuss the trade-off between switch performance and voltage rating. Common cost-scaling models have already been introduced to create a relationship between the size, on-state resistance, switching energy, and voltage rating [6], [9], [10]. Depending on the scenario (cascade arrangement, constant field, high-voltage), the specific resistance R_{sp} (resistance-area product), and switching energy per unit area E_{dr} have a relationship with the blocking voltage:

$$\widetilde{R_{sp}} \propto \widetilde{V_s}^{\alpha}; \widetilde{E_{dr}} \propto \widetilde{V_s}^{\beta}$$
 (2)

Where α and β vary from 0 to 2, and V_s is the blocking voltage withstand by the switch.

D. Step 1: switch area determination

The first step consists of finding the minimal switch area, $\widehat{A_{k,min}}$, for a given output impedance, which is fixed by the 1B reference $(\widehat{R_{o,1B}})$:

$$\widetilde{A_{k,min}} = \arg\min_{R_i} \widetilde{A_k} \tag{3}$$

where R_i are the on-state resistance of the i^{th} switch when $\widetilde{A_k}$ is minimal.

Inspired by [13], $\widetilde{A_k}$ and $\widetilde{R_{o,k}}$ are linked by:

$$\widetilde{A_k} = \sum_{i}^{switch} \frac{\widetilde{V_{s,i}}^{\alpha}}{\widetilde{R_i}}; \widetilde{R_{o,k}} = \sum_{i}^{switch} R_i C_i(M) \widetilde{I_o}^2$$
 (4)

where $V_{s,i}$ is the blocking voltage of the *i*th switch. C_i is the fraction of output RMS current flowing in the i^{th} switch (explained later).

To be agnostic to the output current \widetilde{I}_o , input voltage \widetilde{V}_{in} , output impedance \widetilde{R}_o , and resistance-area product \widetilde{R}_{sp} ,




Fig. 2: Selected Topologies: Schematic Diagrams for N=4

a normalization process is applied by dividing the output impedance of the studied topology k by 1B:

$$A_k = \frac{\widetilde{A_k(R_o)}}{\widetilde{A_{1B}(R_o)}} = f(C_i, V_{s,i}, \alpha)$$
 (5)

Here, $\widetilde{A_k}(R_o)$ is the switch area when the output impedance is equal to R_o , and A_k is the normalized area.

Compared to previous works, we choose to define a "current multiplier", C_i , instead of a "charge multiplier", q_i [13], as soft-charging operation forces the current flow not a charge quantity. To determine C_i , the current flow in each switch has to be examined:

$$\widetilde{I_{sw,i}} = C_i(M)\widetilde{I_o} \tag{6}$$

Here, $\widetilde{I_{sw,i}}$ is the RMS current flowing in the i^{th} switch during one switching period (1/F).

Moreover, the comparison is not performed at the same switch area, A_k , as usual, but at the same output impedance, R_o , in order to equalize conduction loss P_{cond} . Since the conduction loss is not frequency-dependent as in an SCC, the switching frequency, F, does not play a role here and is only determined in step 2. The minimal A_k and optimal on-state resistance repartition R_i can be found using numerical optimization, such as exhaustive search, or analytical resolution such as Lagrange multiplier.

E. Step 2: Switching Frequency Determination

The normalized energy required to switch all the switches, E_{dr} , is determined in the previous step using:

$$E_{dr,k} = \frac{\widetilde{E_{dr,k}}}{\widetilde{E_{dr,1R}}} = \sum_{i}^{\#switch} S_i \frac{V_{s,i}^{(\alpha+\beta)}}{R_i}$$
 (7)

Here, S_i is the relative switching rate (referenced to F).

As F is the relative switching frequency considering F_{1B} , which is equal to unity, it can be expressed as:

$$F_k = \frac{\widetilde{F_k}}{\widetilde{F_{1B}}} = \frac{1}{E_{dr,k}} \tag{8}$$

This frequency keeps the same driving loss as that in 1B. Similar to other normalized parameters, F_k does not depend on $\widetilde{V_{in}}$ or output power as the normalization is done compared to 1B, which delivers the same power under the same $\widetilde{V_{in}}$.

F. Step 3: Passive values determination

When SCC networks impose the voltage at the switching node, V_{Lx} , the inductor current ripple can be obtained using periodic steady-state constraint as:

$$\widetilde{\Delta I_{L,k}} = \frac{\widetilde{V_L T_s}}{\widetilde{L_{l_s}}} = \widetilde{D_k} \frac{\widetilde{V_{Lx,k}} - \widetilde{V_o}}{\widetilde{L_{l_s}} \widetilde{F_{l_s}}}$$
(9)

Here, $\widetilde{V_{lx,k}}$ is the voltage generated on the output of the switched-capacitor structure (Fig. 1), $\widetilde{D_k}$ is the duty cycle, and T_s is the duration of one state.

To keep the method as generalized as possible, we perform a normalization and compare the ripple to 1B, meaning the current ripple in the inductor are the same than 1B, as:

$$\frac{\widetilde{\Delta I_{L,k}}}{\widetilde{\Delta I_{L,1B}}} = \frac{d_k(m_k - M)}{L_k F_k(1 - M)} = 1$$
 (10)

#сар. #switch m p Cap. DC Volt. Торо V_{Lx}/V_{in} D/MCurrent Multiplier Switch Activity Blocking Volt. V_{Lx} pulses $C_{F1};C_{F2};C_{F3}$ M.1-M 2MI M;1-M;M;1-M 1;1;1;1 1/2;1/2;1/2;1/2 1/2 3MI 1/3 M;1-M;M;1-M;M;1-M 1;1;1;1;1;1 1/3;1/3;1/3;1/3;1/3 1/3:2/3 1-2M;M;M/2;1-5/2M;M;M/2;M/2 1/3;1/3;1/3;1/3;2/3;2/3;2/3 1/3;1/3 3SP 1/3 2:1:2:1:1:1:2 1-5/2M;2M;1-2M;M;M;M/2;M/2 1;2;2;1;1;1; 3FB 3DS 1/3 2/3 3/4M;M;1/4;1/4+M/4;3/4M;1/4+M/4;1/4 2;1;1;2;1;1;1 1/3;2/3;1/3;1/3;1/3;1/3 1/3;2/3 4ML 1/4 M:1-M:M:1-M:M:1-M:M:1-M 1;1;1;1;1;1;1;1 1/4:1/4:1/4:1/4:1/4:1/4:1/4 1/4-1/2-3/4 10 1/4;1/4;1/4 1/4:1/4:1/4:1/4:1/4: 1/4 1-3M:M:M/3:1-11/3M: 3;1;3;1;1;3;1;1;3 4SP ;M/3;M/3;M/3;M/3 1/2;1/2;3/4;3/4;3/4 2/3 1-14/3M;3M;1-3M;M/2 2;3;3;2;2;3;3;3;2;2 1/5;1/5;1/5;1/5;2/5 1/5;2/3;3/5 10 1/5 5FB M;M/3;M/3;M/3;M/2;M/2 2/5;2/5;3/5;3/5;2/5

2/3M:2/3M:1/4+M:1/4+M: 2/3M

1/4-M/3·1/4-M/3·2/3M

TABLE I: Topological Parameters of the Selected HSCC

Here, d_k is the normalized duty cycle ratio $(\widetilde{D_k}/M)$, m_k is defined by $\max(V_{Lx,k})/\widetilde{V_{in}}$, and $d_{1B}=m_{1B}=1$ by previous definitions.

2

1/4

4DS

From topology inspection and the previous step determining F_k , the relative inductor value L_k can be found. The output capacitor value, $C_{o,k}$, can be extracted in a similar manner and is given by:

$$C_{o,k} = \frac{1}{L_k F_k^2} \frac{d_k(m_k - M)}{p_k(1 - M)}$$
 (11)

Here, p_K is the number of pulses experienced by V_{Lx} during one HSCC period.

Contrary to [15] where voltage ripples across each C_F is kept constant, the flying capacitor values here are deduced by keeping the operation out-of-resonance under the same SCC ratio by the following:

$$C_{F,k} = \frac{s_k d_k^2}{L_k F_k^2} \tag{12}$$

Here, s_k is the relative equivalent flying capacitor forming by the SCC network in all states referred to C_F .

G. Inductor volume and bandwidth

In this paper, we assume the inductor dictates the total volume, as is often the case in most practical designs [15], though future work will look at including the capacitor volume as well. The inductor volume can be evaluated by the stored energy in the inductor ($\epsilon <<1$, $\Delta V_{ci} << V_{ci}$):

$$U_{L,k} = \frac{\widetilde{U_{L,k}}}{\widetilde{U_{L,l,p}}} = L_k \tag{13}$$

From passive values and similarly to [17], the output filter corner frequency or the open-loop bandwidth can be deduced:

$$BW_k \propto \frac{1}{\sqrt{L_k C_{o,k}}}$$
 (14)

As in some applications, both the transient response and the inductor volume are two important design objectives, we also introduce an arbitrary FoM which multiplies BW_k and $1/U_{L,k}$ to represent this trade-off.

III. TOPOLOGY BENCHMARK

1/4;1/2;1/4;1/4;1/2

1/4;1/4;1/4

1/4;1/2;3/4

A. Selected topologies

1;1;1;1;1;1;1;1

In this paper, we have limited our analysis up to three flying capacitors to keep a reasonable number of passive devices, although the analysis could be easily extended to more. We have also only considered HSCCs presenting fully soft-charging operation with a single inductor at the output. This limits the selection of all common SCC topologies as they are not always compatible with soft-charging. Some proposed topologies presenting both soft-charging and hard-charging operations, e.g., for allowing dual-path converters [18], are outside our scope. Configurations satisfying this requirement (without infinite flying capacitor values) have already been formally revealed in previous work [15]: series-parallel (SP) and Fibonacci (FB). Dickson is not a natural soft-charging configuration, but it can be modified to be compatible by introducing split phases [16], called here DS. Ladder and doubler topologies are not included in our benchmark as they are generally not amenable to soft-charging. According to our modeling assumptions, we compare SP, FB, and DS in the following. Additionally, traditional flying capacitor multilevel converters (ML) have been added to the benchmark as they also satisfy the constraint [16], [19], [20]. These topologies align with the direct-conversion distinction proposed in [7].

In this paper, the N prefix is used for naming the N:1 natural SCC voltage conversion ratio. The number of flying capacitors is N-1 (except for 5FB, which follows the Fibonacci series). The G state is the ground phase, meaning the phase where the inductor is demagnetized. The duration of the G state is modulated to achieve the targeted voltage ratio M from the natural N:1 ratio given by the flying capacitors network.

B. Inputs determination using 4ML as an example

In this section, we illustrate the determination of the topological parameters $(C, S, V_s, V_c, m, d, p, s)$ for the 4-to-1 HSCC in multi-level configuration (4ML), which serves as an example. The schematic and four-state sequence are shown in Fig. 2 (c) and Table II, respectively.

In steady-state operation with ideal charge balancing (where state durations are assumed to be equal), the capacitor network provides a V_{LX} pulse train toggling between 0 and $\widetilde{v_{in}}/4$ (m_k =1/4). The relationship between VCR and duty cycle

is D=M ($d_k=1$) since there are four pulses with $\widetilde{V_{in}}/4$ amplitude and duration D on V_{Lx} . Table II gives the normalized current flowing in each state (with respect to the output current). From this table, the RMS current flowing through each switch during one period is determined to obtain the C vector (summarized in Table I):

$$C_i = \sqrt{\frac{1}{T} \sum_{j=1}^{state} c_{i,j}^2 T_j} = f(M)$$
 (15)

where T_j is the duration of the j^{th} phase, $c_{i,j}$ is the normalized current passing through the i^{th} switch, T is the period, and f(M) is only a function of the VCR.

The V_s vector, which illustrates the maximal blocking voltage experienced by each switch, is also determined from circuit inspection (Table I). In 4ML, the switching activity of all switches is equal unity as every switch commutes once (ON and OFF) during one period. Thus, S is equal to the unity vector. As the topology has three flying capacitors, V_c is a three-element vector where the i^{th} value represents the DC voltage across the i^{th} capacitor.

The parameters of all screened topologies are given in Table I. To reference switch labeling, three capacitor-based schematics are given in Fig. 2. The others follow the same logical naming but with lower number of switches. For charge balancing and soft-charging operation, the operation of the ten topologies presents some slight modifications compared to their baseline SCC counterparts. Again, Dickson NDS includes the splitting phase (called 1s, 2s) as introduced in [16]. The series-parallel NSP topology has one charging state (first phase) and N discharging states (second state) for charge balancing purposes [10].

C. Design parameters determination

To obtain the same power efficiency and voltage output ripple as 1B for a given VCR (M), the design parameters of the ten aforementioned topologies, i.e., switch area A, switching frequency F, and passive component values (L, C_o, C_F) , have been determined numerically following the three steps described in Section II. Fig. 3 depicts these variables for a particular set of input variables, consistent with the $G-V^2$ method developed in [13]. It should be noted that the conclusions drawn here depend on these input parameters and are specific to the particular context introduced previously (see the discussion section for more insight).

In step 1, the minimization of switch area A needs to be performed for the targeted VCR M (where $M \neq 1/N$) and the partitioning of switches among R_i stages. For instance, in DS topology, switches $S_{i,b}$ and $S_{i,c}$ are more bulky than $S_{i,a}$ (where D << 1). The general trend is that as N increases (more flying capacitors), the values of inductor L and output capacitor C_o decrease, while the flying capacitor C_F value tends to increase.

For a given switching activity S, the switching frequency F (shown as orange bars in Fig. 3) is inversely proportional to A, as given by Equation (8). However, the FB and SP




Fig. 3: Optimal Design Parameters for a given set of input variables $(M=0.1,\alpha=2,\beta=1)$

topologies have a significant drawback as the extra phases introduce multiple commutations in one cycle ($S_i=2$ or 3 in some switches, per Table I). To maintain the same relative inductor current ripple (shown as yellow bars in Fig. 3), Dickson topologies require longer pulse widths (higher d), which is slightly compensated by higher F than others. The conclusion drawn in [15] is that ML and DS have similar inductor values, which is similar to our findings. However, in contrast to [15], we observed that the value of flying capacitors in ML and DS is similar despite the differences in their sizing procedures.

Regarding the output capacitor C_o , topologies with more pulses (p) have an advantage for a given N. However, fewer V_{Lx} pulses (low p) negatively impact the DS topology, but higher F and lower L values compensate to achieve a similar C_o value than others. Lastly, the value of flying capacitor C_F depends on the inductor L, switching frequency F, and the s and d parameters, as shown in (12), to operate below the self-resonant frequency by the LC resonator formed by L and the equivalent flying capacitors in the network.

In conclusion, for a given number of flying capacitors, the ML topology achieves the best reduction gain of the inductor value while maintaining the lowest capacitor values. It should be noted that the conclusions drawn here depend on the specific parameters and the context introduced previously, and should not be taken as a general answer for discarding certain topologies. Instead, the objective here is to provide a numerical example to showcase the power of the framework to benchmark different HSCCs.

D. Inductor volume and bandwidth comparison

As described in II-G, the inductor volume is deduced from the design variable values. In Fig. 4, inductor volume gain $(1/U_L)$ tends to decrease with N. The 4DS and 4ML topologies are the best ones, reducing the volume by around 6x compared to 1B.

Figure 4 also shows the comparison of the open-loop bandwidth (orange bar) and previously introduced FoM in II.G. There is a clear benefit for increasing N to achieve a better bandwidth as almost all topologies tend to decrease the output filter values $\{L, C_o\}$. The FoM (yellows bars) shows

TABLE II: Normalized current (I_{sw}/I_o) flowing in each switch for each states in 10 selected topologies

topo	opo 1B			2ML			3ML				4ML					3SF	•	4SP			3FB			5FB			3DS					4DS				
state	1	G	1	2	G	1	2	3	G	1	2	3	4	G	1	2	G	1	2	G	1	2	G	1	2	G	1	1s	2	2s	G	1	1s	2	2s	G
Ts	D	1-D	D	D	1-2D	D	D	D	1-3D	D	D	D	D	1-4D	D	2D	1-3D	D	3D	1-4D	D	2D	1-3D	D	4D	1-5D	2/3D	1/3D	2/3D	1/3D	1-2D	3/4D	1/4D	3/4D	1/4D	1-2D
0a	1		1			1				1					1		1	1		1							1/2			1		2/3			\Box	
0b		1		1	1		1	1	1		1	1	1	1																					\neg	
1a				1				1				1			1			1				1/2	1		1/3	1			1					1/3	1	
1b			1		1	1	1		1	1	1		1	1		1/2			1/3			1			1		1/2			1	1/2	1	1		\Box	1/2
1c																1/2	1		1/3	1	1		1	1		1			1		1/2			1	1	1/2
2a							1						1		1			1			1			1/2			1/2	1				1/3	1		\Box	
2b						1		1	1	1	1	1		1		1/2			1/3		1			1					1		1/2			1/3	1	1/2
2c																1/2			1/3			1/2			1/3		1/2	1			1/2	1/3	1		\Box	1/2
3a											1							1				1/2			1/3									2/3	\Box	
3b										1		1	1	1					1/3						1/3										\Box	
Зс																			1/3					1/2											\Box	
4a																								1/2											\neg	




Fig. 4: Passive volume, open-loop bandwidth and FoM comparison for a given set of input variables $(M=0.1,\alpha=2,\beta=1)$.

the double benefits in volume and open-loop bandwidth in increasing the number of flying capacitors.

IV. DISCUSSION

In this paper, we present a comparison framework that considers multiple constraints, including the same power loss and same ripples, for evaluating the relative performance of different soft-charging single-inductor hybrid switched-capacitor (HSCC) topologies using only topology-dependent parameters and a few application-dependent input variables. It is important to note that the conclusions drawn in this study are only valid for non-resonant HSCCs, as resonant HSCCs have specific loss mechanisms [12]. Some HSCC such as multiple inductors [21] placed at the input [22] or in the middle [23] of capacitor network are not covered in this paper as the loss mechanism has to be reconsidered and will be studied in future work.

Our framework establishes a clear relationship between the intrinsic switch stress (represented by the A value) and the volume of the inductor, which is determined by the switching frequency $(F \propto 1/A)$ and topological relative parameters (d,m,p). The benefit of this framework is exemplified by the results obtained for the DS family of topologies. The Dickson topology is widely recognized for its superior active utilization, leading to the lowest output impedance in the fast switching limit (FSL) [13]. This paper confirms the advantage of the Dickson topology in terms of minimizing the switch area, as depicted by the blue bars in Fig. 3, which show a significant reduction compared to other topologies, reaching




Fig. 5: Input variables influence on inductor volume reduction (β =0).

up to 50%. However, we also demonstrate that when additional constraints, as mentioned earlier, are considered, and when splitting phases are incorporated into the sizing process, the Dickson topology's superiority is diminished, particularly when compared to multi-level topologies (ML).

As noted in the introduction, our analysis has been limited to an ideal sizing process that assumes access to the best specific resistance for each voltage rating. However, off-the-shelf components or silicon integrated technology often do not offer such a wide range of voltage-rating options, which can limit the practical use of topologies with various values in the V_S vector. By examining the number of different values in the V_S vector, designers can easily evaluate the potential switch flavors required. For readers interested in quantifying this impact, we present in Fig. 5 (yellow bars) the effect of quantizing V_S (into 4 discrete values) instead of using the optimal value of V_S (blue bars). While 4ML and 4DS remain the best options, the benefits of the two flying capacitors structures are greatly reduced.

The coefficients of the switch scaling law (α and β) also significantly affect the conclusion. For instance, when the switching penalty is lower (i.e., lower α and β), the advantages of HSCC diminish, resulting in different rankings, and in some cases, 1B can be the best option. In Fig. 5 (blue and red bars), we compare the inductor volume gain for two different switching scaling parameters (α). When the switching penalty is lower, the 4DS topology outperforms the 4ML topology.

Moreover, the reduction in inductor volume also varies with the voltage conversion ratio. Fig. 5 (violet bars) illustrates the case where M=0.05. Here, 4DS outperforms the other topologies, including 4ML. Additionally, the two flying

capacitors topologies show no improvement compared to 1B and are therefore not recommended.

With some practice, designers can show the effect of each topological parameter $(C, S, V_s, V_c, m, d, p, s)$ on their particular focus, and it can also help in introducing a new topology. We have described the method such that any new emerging topologies can be analyzed and incorporated into the comparison space. The question is, which topological parameters favor volume and open-loop bandwidth to achieve superior performance? The inspection of equations aims to reduce the values of C, V_s, V_C, S, s , and d as much as possible and to increase p. Unfortunately, some parameters are intrinsically linked, such as V_C and V_S . More voltage blocked across the flying capacitor (higher V_C) reduces the voltage rating requirement for the switches (lower V_S).

It should be noted that practical converter designs have additional considerations beyond power transistors and passive sizing, such as the VCR range, the number of switches, gate drivers, additional drain capacitance loss, level shifters, capacitor charge balancing, voltage stress in starting phase, feedback control, PCB routing, and EMI. This may put the low N topology in an attractive position. However, all factors with weighted coefficients, depending on the application, must be considered for a final choice.

V. CONCLUSION

In this paper, we present a comprehensive framework for comparing non-resonant hybrid switched-capacitor converters. By adjusting the switch area A and switching frequency F, we establish a relationship between the active and passive performance of each topology to determine the achievable reduction in inductor volume and gain in bandwidth at the same efficiency and ripples as the conventional buck converter. Our discussion offers practical guidelines for designers to leverage this framework in their decision-making process, and can also be used to evaluate the performance of newly proposed topologies.

APPENDIX VARIABLES DEFINITION

Although each topological, design, and input variable is defined in the paper, we summarize them below for convenience. The topology terminologies are:

- 1B: 1-phase 2-level Buck [24]
- NML: N:1 Flying-Capacitor Multi-Level [25]-[28]
- NSP: N:1 Series-Parallel [4], [25], [26]
- NFB: N:1 Fibonacci Hybrid Converters [26], [29]
- NDS: N:1 Hybrid Dickson Switched-Cap. Conv [5], [25], [26], [30]

The topological variables that describe the topology are:

 The current vector C represents the RMS current flowing through each switch during the entire switching period T. Each element is normalized with respect to I_O. This notation is similar to the charge multiplier used in [13].

- The switching rate activity of each switch is given by each element of the vector S. The value of N means the switch considered commutes N times during T.
- Each element of the vector V_s represents the maximal voltage experienced by each switch during all states. All components are normalized with respect to V_{in}.
- The voltage blocked by each flying capacitor is described in the vector V_c, where each element is the normalized voltage referenced to V̄_{in}. A unity value means the DC voltage across the capacitor is V̄_{in}.
- The scalar m_k represents the normalized V_{Lx} voltage by dividing the maximal $\widetilde{V_{Lx}}$ by $\widetilde{V_{in}}$.
- The relationship between the desired voltage conversion ratio M and the duty cycle D is illustrated by the normalized duty-cycle $d_k = \frac{D}{M}$.
- The normalized apparent switching frequency of V_{Lx} is given by the scalar p. The value of N means V_{Lx} switches N times during T.
- The minimal normalized equivalent flying capacitor seen from the inductor from any state during T is quantified using the scalar s. The value is normalized with respect to C_F.

The input variables defining the design context are:

- The voltage conversion ratio (M).
- The active device scaling law (α and β).

The *design* variables resulting from the framework regarding 1B are:

- The relative switch area (A) required to obtain the same output resistance as 1B.
- The relative switching frequency (F) required to obtain the same switching loss as 1B.
- The relative inductor value (L) required to obtain the same inductor ripple as 1B.
- The relative output capacitor value (C_o) required to obtain the same voltage ripple as 1B.
- The relative flying capacitor value (C_f) required to obtain the same ratio between the switching frequency and the minimal self-resonance frequency formed by the combination of C_F and L.

Each relative value x_k of topology k can be denormalized to \widetilde{x} with respect to the absolute value of x for topology 1B by:

$$\widetilde{x_k} = x_k \widetilde{x_{1B}} \tag{16}$$

REFERENCES

- R. Middlebrook, "Transformerless DC-to-DC converters with large conversion ratios," *IEEE Transactions on Power Electronics*, vol. 3, no. 4, pp. 484–488, Oct. 1988.
- [2] K. Nishijima, K. Harada, T. Nakano, T. Nabeshima, and T. Sato, "Analysis of Double Step-Down Two-Phase Buck Converter for VRM," in *INTELEC 05 - Twenty-Seventh International Telecommunications Conference*. Estrel Hotel, Berlin, Germany: IEEE, Sep. 2005, pp. 497–502. [Online]. Available: http://ieeexplore.ieee.org/document/4134388/
- [3] V. Yousefzadeh, E. Alarcon, and D. Maksimovic, "Three-level buck converter for envelope tracking applications," *IEEE Transactions on Power Electronics*, vol. 21, no. 2, pp. 549–552, Mar. 2006. [Online]. Available: http://ieeexplore.ieee.org/document/1603688/

- [4] R. C. Pilawa-Podgurski, D. M. Giuliano, and D. J. Perreault, "Merged two-stage power converterarchitecture with softcharging switchedcapacitor energy transfer," in 2008 IEEE Power Electronics Specialists Conference, Jun. 2008, pp. 4008–4015, iSSN: 2377-6617.
- [5] Y. Lei and R. C. Pilawa-Podgurski, "Soft-charging operation of switched-capacitor DC-DC converters with an inductive load," in 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014, Mar. 2014, pp. 2112–2119, iSSN: 1048-2334.
- [6] J. T. Stauth, "Pathways to mm-scale DC-DC converters: Trends, opportunities, and limitations," in 2018 IEEE Custom Integrated Circuits Conference (CICC), Apr. 2018, pp. 1–8, iSSN: 2152-3630.
- [7] K. Kesarwani and J. T. Stauth, "Resonant and multi-mode operation of flying capacitor multi-level DC-DC converters," in 2015 IEEE 16th Workshop on Control and Modeling for Power Electronics (COMPEL), Jul. 2015, pp. 1–8, iSSN: 1093-5142.
- [8] D. J. Perreault, J. Hu, J. M. Rivas, Y. Han, O. Leitermann, R. C. Pilawa-Podgurski, A. Sagneri, and C. R. Sullivan, "Opportunities and Challenges in Very High Frequency Power Conversion," in 2009 Twenty-Fourth Annual IEEE Applied Power Electronics Conference and Exposition, Feb. 2009, pp. 1–14, iSSN: 1048-2334.
- [9] B. Baliga, "Power semiconductor device figure of merit for high-frequency applications," *IEEE Electron Device Letters*, vol. 10, no. 10, pp. 455–457, Oct. 1989.
- [10] W. C. Liu, Z. Ye, and R. C. Pilawa-Podgurski, "A 97% Peak Efficiency and 308 A/in3 Current Density 48-to-4 V Two-Stage Resonant Switched-Capacitor Converter for Data Center Applications," in 2020 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar. 2020, pp. 468–474, iSSN: 2470-6647.
- [11] S. Pasternak, C. Schaef, and J. Stauth, "Equivalent resistance approach to optimization, analysis and comparison of hybrid/resonant switchedcapacitor converters," in 2016 IEEE 17th Workshop on Control and Modeling for Power Electronics (COMPEL), Jun. 2016, pp. 1–8.
- [12] Z. Ye, S. R. Sanders, and R. C. N. Pilawa-Podgurski, "Modeling and Comparison of Passive Component Volume of Hybrid Resonant Switched-Capacitor Converters," *IEEE Transactions on Power Electron*ics, vol. 37, no. 9, pp. 10903–10919, Sep. 2022.
- [13] M. D. Seeman and S. R. Sanders, "Analysis and Optimization of Switched-Capacitor DC-DC Converters," *IEEE Transactions on Power Electronics*, vol. 23, no. 2, pp. 841–851, Mar. 2008.
- [14] H.-P. Le, S. R. Sanders, and E. Alon, "Design Techniques for Fully Integrated Switched-Capacitor DC-DC Converters," *IEEE Journal of Solid-State Circuits*, vol. 46, no. 9, pp. 2120–2131, Sep. 2011.
- [15] Y. Lei, W.-C. Liu, and R. C. N. Pilawa-Podgurski, "An analytical method to evaluate flying capacitor multilevel converters and hybrid switchedcapacitor converters for large voltage conversion ratios," in 2015 IEEE 16th Workshop on Control and Modeling for Power Electronics (COM-PEL), Jul. 2015, pp. 1–7, iSSN: 1093-5142.
- [16] Y. Lei, R. May, and R. Pilawa-Podgurski, "Split-Phase Control: Achieving Complete Soft-Charging Operation of a Dickson Switched-Capacitor Converter," *IEEE Transactions on Power Electronics*, vol. 31, no. 1, pp. 770–782, Jan. 2016.
- [17] V. Yousefzadeh, E. Alarcon, and D. Maksimovic, "Three-level buck converter for envelope tracking in RF power amplifiers," in *Twentieth Annual IEEE Applied Power Electronics Conference and Exposition*, 2005. APEC 2005., vol. 3. Austin, TX, USA: IEEE, 2005, pp. 1588– 1594. [Online]. Available: http://ieeexplore.ieee.org/document/1453248/
- [18] W. Jung, S.-U. Shin, S.-W. Hong, S.-M. Yoo, T.-H. Kong, J.-H. Yang, S.-H. Kim, M. Choi, J. Shin, and H.-M. Lee, "Dual-Path Three-Level Buck Converter With Loop-Free Autocalibration for Flying Capacitor Self-Balancing," *IEEE Transactions on Power Electronics*, vol. 36, no. 1, pp. 51–55, Jan. 2021.
- [19] N. C. Brooks, S. Coday, M. E. Blackwell, R. A. Abramson, N. M. Ellis, and R. C. N. Pilawa-Podgurski, "Operation of Flying Capacitor Multilevel Converters At and Above Resonance," in 2022 IEEE 23rd Workshop on Control and Modeling for Power Electronics (COMPEL), Jun. 2022, pp. 1–7, iSSN: 1093-5142.
- [20] W. Kim, D. Brooks, and G.-Y. Wei, "A Fully-Integrated 3-Level DC-DC Converter for Nanosecond-Scale DVFS," *IEEE Journal of Solid-State Circuits*, vol. 47, no. 1, pp. 206–219, Jan. 2012.
- [21] R. Das, G.-S. Seo, and H.-P. Le, "Analysis of Dual-Inductor Hybrid Converters for Extreme Conversion Ratios," *IEEE Journal of Emerging* and Selected Topics in Power Electronics, vol. 9, no. 5, pp. 5249–5260, Oct. 2021.

- [22] G.-S. Seo and H.-P. Le, "S-Hybrid Step-Down DC-DC Converter—Analysis of Operation and Design Considerations," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 1, pp. 265–275, Jan. 2020.
- [23] C. Hardy and H.-P. Le, "11.5 A 21W 94.8%-Efficient Reconfigurable Single-Inductor Multi-Stage Hybrid DC-DC Converter," in 2023 IEEE International Solid- State Circuits Conference (ISSCC), Feb. 2023, pp. 190–192, iSSN: 2376-8606.
- [24] R. W. Erickson and D. Maksimović, Fundamentals of power electronics, second edition, softcover reprint of the hardcover 2nd edition 2001 ed. New York, NY: Springer Science+Business Media, LLC, 2001.
- [25] Y. Lei and R. C. Pilawa-Podgurski, "Analysis of Switched-capacitor DC-DC Converters in Soft-charging Operation," in 2013 IEEE 14th Workshop on Control and Modeling for Power Electronics (COMPEL), Jun. 2013, pp. 1–7, iSSN: 1093-5142.
- [26] Y. Lei and R. C. N. Pilawa-Podgurski, "A General Method for Analyzing Resonant and Soft-Charging Operation of Switched-Capacitor Converters," *IEEE Transactions on Power Electronics*, vol. 30, no. 10, pp. 5650–5664, Oct. 2015.
- [27] J. S. Rentmeister and J. T. Stauth, "A 92.4% Efficient, 5.5V:0.4-1.2V, FCML Converter with Modified Ripple Injection Control for Fast Transient Response and Capacitor Balancing," in 2020 IEEE Custom Integrated Circuits Conference (CICC), Mar. 2020, pp. 1–4, iSSN: 2152-3630.
- [28] Z. Ye, Y. Lei, W.-c. Liu, P. S. Shenoy, and R. C. N. Pilawa-Podgurski, "Design and implementation of a low-cost and compact floating gate drive power circuit for GaN-based flying capacitor multi-level converters," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar. 2017, pp. 2925–2931, iSSN: 2470-6647.
- [29] Y. Yamauchi, T. Sai, K. Hata, and M. Takamiya, "0.55 W, 88%, 78 kHz, 48 V-to-5 V Fibonacci Hybrid DC–DC Converter IC Using 66 mm3 of Passive Components With Automatic Change of Converter Topology and Duty Ratio for Cold-Crank Transient," *IEEE Transactions on Power Electronics*, vol. 36, no. 8, pp. 9273–9284, Aug. 2021.
- [30] P. Assem, W.-C. Liu, Y. Lei, P. K. Hanumolu, and R. C. N. Pilawa-Podgurski, "Hybrid Dickson Switched-Capacitor Converter With Wide Conversion Ratio in 65-nm CMOS," *IEEE Journal of Solid-State Circuits*, vol. 55, no. 9, pp. 2513–2528, Sep. 2020.