Towards integration of a dedicated memory controller and its instruction set to improve performance of systems containing computational SRAM - CEA - Commissariat à l’énergie atomique et aux énergies alternatives
Article Dans Une Revue Journal of Low Power Electronics and Applications Année : 2022

Towards integration of a dedicated memory controller and its instruction set to improve performance of systems containing computational SRAM

Résumé

In-memory computing (IMC) aims to solve the performance gap between CPU and memories introduced by the memory wall. However, it does not address the energy wall problem caused by data transfer over memory hierarchies. This paper proposes the data-locality management unit (DMU) to efficiently transfer data from a DRAM memory to a computational SRAM (C-SRAM) memory allowing IMC operations. The DMU is tightly coupled within the C-SRAM and allows one to align the data structure in order to perform effective in-memory computation. We propose a dedicated instruction set within the DMU to issue data transfers. The performance evaluation of a system integrating C-SRAM within the DMU compared to a reference scalar system architecture shows an increase from ×5.73 to ×11.01 in speed-up and from ×29.49 to ×46.67 in energy reduction, versus a system integrating C-SRAM without any transfer mechanism compared to a reference scalar system architecture.
Fichier principal
Vignette du fichier
MaChKooDu22.pdf (762.56 Ko) Télécharger le fichier
Origine Fichiers éditeurs autorisés sur une archive ouverte
Licence

Dates et versions

cea-04132511 , version 1 (19-06-2023)

Licence

Identifiants

Citer

Kévin Mambu, Henri-Pierre Charles, Maha Kooli, Julie Dumas. Towards integration of a dedicated memory controller and its instruction set to improve performance of systems containing computational SRAM. Journal of Low Power Electronics and Applications, 2022, 12 (1), pp.18. ⟨10.3390/jlpea12010018⟩. ⟨cea-04132511⟩
46 Consultations
56 Téléchargements

Altmetric

Partager

More