HPDcache: Open-source high-performance L1 data cache for RISC-V cores - CEA - Commissariat à l’énergie atomique et aux énergies alternatives Accéder directement au contenu
Communication Dans Un Congrès Année : 2023

HPDcache: Open-source high-performance L1 data cache for RISC-V cores

Résumé

This work introduces an Open-Source, High-Performance, Out-of-Order (OoO), L1 Data Cache (HPDcache) compatible with RISC-V processor cores. As a case-study, this HPDcache was successfully integrated with the CVA6 core. A silicon implementation is being tapeout in the context of the European Processor Initiative (EPI) project and further improvements will be made on the context of the KDT Tristan project. The HPDcache SystemVerilog Register-Transfer Level (RTL) sources are contributed as open-source with permissive Solderpad v2.1 license. It is available through the OpenHW Github.
Fichier principal
Vignette du fichier
cfuguet_oshw23_hpdcache.pdf (393.45 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

cea-04110679 , version 1 (30-05-2023)

Identifiants

Citer

César Fuguet. HPDcache: Open-source high-performance L1 data cache for RISC-V cores. 20th ACM International Conference on Computing Frontiers, May 2023, Bologne, Italy. pp.385, ⟨10.1145/3587135.3591413⟩. ⟨cea-04110679⟩
137 Consultations
755 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More