

# Demonstration of the diamond thin film transfer SmartCutTM technology on a silicon wafer

Cédric Masante, Frédéric Mazen, Frederic Milesi, Lucie Le Van-Jodin

### ▶ To cite this version:

Cédric Masante, Frédéric Mazen, Frederic Milesi, Lucie Le Van-Jodin. Demonstration of the diamond thin film transfer SmartCutTM technology on a silicon wafer. Hasselt Diamond Workshop 2022 - SBDD XXVI, Mar 2022, Hasselt, Belgium. cea-03846231

## HAL Id: cea-03846231 https://cea.hal.science/cea-03846231

Submitted on 10 Nov 2022

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

### Demonstration of the diamond thin film transfer SmartCut<sup>TM</sup> technology on a silicon wafer

C. Masante<sup>1,\*</sup>, F. Mazen<sup>1</sup>, F. Milesi<sup>1</sup> and L. Le Van-Jodin<sup>1</sup>

#### <sup>1</sup>Univ. Grenoble Alpes, CEA, Leti, F-38000 Grenoble, France <u>cedric.masante@cea.fr</u>

Thin film transfer techniques are key for the development of many applications in the semiconductor industry. In particular, the SmartCut<sup>TM 1</sup> technology is being increasingly used on Silicon, to design well-controlled thin film stacks to push devices performances further. On diamond, in addition to the development of innovative ultra-wide-band-gap devices, the SmartCut<sup>TM</sup> could address specific challenges related to the small substrate size available. For example, the fabrication of large high quality diamond tiled substrates. As well as the simplified and more efficient device fabrication in standard clean room facilities, thanks to a standard size handling substrate.

In a previous work<sup>2</sup>, we proposed the SmartCut<sup>TM</sup> process on diamond described in Fig.1 a-d. First, a buried damaged layer is formed by ion implantation a few hundred nanometre deep below the surface of a diamond plate. Then, the diamond is bonded to a receiver substrate, typically a silicon wafer. A final annealing causes the propagation of a fracture inside the damaged layer, allowing the separation of the film from the diamond substrate. Suitable experimental implantation and annealing conditions were reported and optimized<sup>3,4</sup>, but no transfer could be achieved.

In this work, we demonstrate for the first time the partial transfer of a 1.8 mm<sup>2</sup> and 800 nm thick (100) diamond layer on a silicon wafer (Fig.1 c-d). Prior to wafer bonding, Ti was deposited on the diamond and the silicon front faces before contacting them. We will show SIMS, AFM, Raman and XPS characterizations to explain the physical mechanism behind the damaged implanted layer fracture. Moreover, we will discuss key issues and perspectives of the diamond SmartCut<sup>TM</sup>



Figure  $1 - Diamond SmartCut^{TM}$  process demonstrated in this work. a) Proton implantation to create a damaged buried layer, b) Ti deposition prior to wafer bonding, c) bonding of the diamond on a silicon wafer, d) annealing to fracture the damaged layer. e) Optical top view of the transferred layer after annealing and f) of the donor diamond.

technology for future industrial applications.

#### References

- 1. https://www.soitec.com/en/products/smart-cut
- J. C. Piñero et al., « Lattice performance during initial steps of the Smart-Cut<sup>™</sup> process in semiconducting diamond: A STEM study », *Applied Surface Science*, vol. 528, p. 146998, oct. 2020, doi: 10.1016/j.apsusc.2020.146998.
- 3. C. Masante, et al. « Recent progress on diamond thin film transfer ». In 31st ICDCM, 6-9 Sept 2021.
- 4. J. De Vecchy. « Réalisation de substrats innovants à partir de diamant. », Micro et nanotechnologies/Microélectronique. Université Grenoble Alpes, 2020. Français. (NNT : 2020GRALT022).