

Memory Sizing of a Scalable SRAM In-Memory Computing Tile Based Architecture

*Roman Gauchi¹, M. Kooli¹, P. Vivet¹, J.-P. Noel¹, E. Beigné¹, S. Mitra³, H.-P. Charles²





Performance

MOTIVATIONS: THE MEMORY WALL

 \rightarrow But also \rightarrow Memory Wall **Energy Wall** (performance impacts) (power consumption impact) Relative energy cost Relative area cost 100,000 Area (µm²) Operation: Energy (pJ) x50 8b Add 36 0.03 10,000 16b Add 0.05 core-memory 67 32b Add 0.1 137 energy gap 16b FB Add 0.4 1360 x1000 1000 32b FB Add 4184 0.9 core-memory Processor 8b Mult 0.2 282 performance gap 32b Mult 3.1 3495 100 16b FB Mult 1.1 1640 32b FB Mult 3.7 7700 10 32b SRAM Read (8KB) 5 N/A Memor 32b DRAM Read 640 N/A 1000 10000 10 100 10 100 1000 2010 2015 1980 1985 1990 1995 2000 2005 Energy numbers are from Mark Horowitz *Computing's Energy problem (and what we can do about it)*. ISSCC 2014 Year Area numbers are from synthesized result using Design compiler under TSMC 45nm tech node. FP units used DesignWare Library.

Source: J. L. Hennessy and D. A. Patterson, "Computer Architecture: A Quantitative Approach", 6th edition, 2018

- Computation latency becomes limited by the memory access time...
- ...and memory energy is much higher than the computational energy
- Moore's Law predicts that technology will not scale anymore (CMOS)



- **Problem:** Modern applications require more and more data to be processed
- Possible solution: New emerging architectures to break the "memory wall"



M. Sabry Aly et al., N3XT Architecture, Stanford University, 2015



- **Problem:** Modern applications require more and more data to be processed
- Possible solution: New emerging architectures to break the "memory wall"



IN-MEMORY COMPUTING



M. Sabry Aly et al., N3XT Architecture, Stanford University, 2015



Concept: Bring computation closer to the memory (SRAM-Based technology)

K. C. Akyel, DRC², 2016
 S. Aga, Compute Caches, 2017
 Y. Zhang, Recryptor, 2018
 A. Agrawal, X-SRAM, 2018



Concept: Bring computation closer to the memory (SRAM-Based technology)

K. C. Akyel, DRC², 2016
 S. Aga, Compute Caches, 2017
 Y. Zhang, Recryptor, 2018
 A. Agrawal, X-SRAM, 2018

IN-MEMORY OR NEAR-MEMORY COMPUTING?



Concept: Bring computation closer to the memory (SRAM-Based technology)

K. C. Akyel, DRC², 2016
 S. Aga, Compute Caches, 2017
 Y. Zhang, Recryptor, 2018
 A. Agrawal, X-SRAM, 2018

leti

IN-MEMORY OR NEAR-MEMORY COMPUTING?



Concept: Bring computation closer to the memory (SRAM-Based technology)

K. C. Akyel, DRC², 2016
 S. Aga, Compute Caches, 2017
 Y. Zhang, Recryptor, 2018
 A. Agrawal, X-SRAM, 2018

leti

Ceatech

leti

STUDY OF DATA-CENTRIC APPLICATIONS

Applications	% of bitwise ops.	Bitwise ops.	Other ops.	Memory dependencies
AES	66%	shift, xor, and	add	key + message + SBox
Boolean Matrix Multiplication	50%	and, or	add, cmp	3 matrices
DNA pattern searching	50%	and, not, or, shift	add, sub	pattern + data base
Hamming distance (popcount)	55~66%	and, shift, xor	add, (sub, cmp)	pattern + text

Tool used: M. Kooli, et al. "Software Platform Dedicated for In-Memory Computing Circuit Evaluation", CEA Leti, RSP 2017

1 – explored kernels mostly exploit bitwise operations (IMC++ topology)

leti ^{Ceatech}

STUDY OF DATA-CENTRIC APPLICATIONS

Applications	% of bitwise ops.	Bitwise ops.	Other ops.	Memory dependencies
AES	66%	shift, xor, and	add	key + message + SBox
Boolean Matrix Multiplication	50%	and, or	add, cmp	3 matrices
DNA pattern searching	50%	and, not, or, shift	add, sub	pattern + data base
Hamming distance (popcount)	55~66%	and, shift, xor	add, (sub, cmp)	pattern + text

Tool used: M. Kooli, et al. "Software Platform Dedicated for In-Memory Computing Circuit Evaluation", CEA Leti, RSP 2017

1 – explored kernels mostly exploit bitwise operations (IMC++ topology)



2 – single memory is not enough, we need more !

STUDY OF DATA-CENTRIC APPLICATIONS

leti

Ceatech



2 – single memory is not enough, we need more !



- **1.** Motivations & Applications
- **2.** A 2-D Vector Scalable In-Memory Computing SRAM-Tile-Based Architecture
- **3.** A methodology to evaluate the inter-connect cost
- **4.** A fast and scalable wire cost model for architectural exploration
- **5.** Conclusions & Perspectives



1. Motivations & Applications

2. A 2-D Vector Scalable In-Memory Computing SRAM-Tile-Based Architecture

- **3.** A methodology to evaluate the inter-connect cost
- **4.** A fast and scalable wire cost model for architectural exploration
- **5.** Conclusions & Perspectives



- A Central Processing Unit
- An Address Decoder for memory accessing
- A conventional Inter-connect
- *N* In-Memory Computing Tiles (IMC Tile)



- A Central Processing Unit
- An Address Decoder for memory accessing
- A conventional Inter-connect
- *N* In-Memory Computing Tiles (IMC Tile)
 - IMC++ SRAM-based cut

*IMC++ SRAM-based [1]

leti

ceatech



single memory cut

*IMC++ SRAM-based [1]

- A Central Processing Unit
- An Address Decoder for memory accessing
- A conventional Inter-connect
- *N* In-Memory Computing Tiles (IMC Tile)
 - IMC++ SRAM-based cut
 - support basic logic and arithmetic operations (IMC++)

leti

Ceatech



• A Central Processing Unit

- An Address Decoder for memory accessing
- A conventional Inter-connect
- *N* In-Memory Computing Tiles (IMC Tile)
 - IMC++ SRAM-based cut
 - support basic logic and arithmetic operations (IMC++)

*IMC++ SRAM-based [1]

What is the wiring cost ?

leti

Ceatech



- **1.** Motivations & Applications
- **2.** A 2-D Vector Scalable In-Memory Computing SRAM-Tile-Based Architecture
- **3.** A methodology to evaluate the inter-connect cost
- **4.** A fast and scalable wire cost model for architectural exploration
- **5.** Conclusions & Perspectives

MEASURING THE WORST TIMING PATH

leti

Ceatech



Total Write Access Time: $T_{AC} = T_{AB} + T_{BC} =$ write net delay + write memory access

Total Read Access Time: $T_{CE} = T_{CD} + T_{DE}$ = read memory access + read net delay + read logic delay

*The proposed wiring exploration consider SRAM cut \Leftrightarrow IMC

MEASURING THE WORST TIMING PATH

leti

Ceatech



Total Write Access Time: $T_{AC} = T_{AB} + T_{BC} =$ write net delay + write memory access

Total Read Access Time: $T_{CE} = T_{CD} + T_{DE}$ = read memory access + read net delay + read logic delay

The Worst Timing Path

*The proposed wiring exploration consider SRAM cut <> IMC



STANDARD METHODOLOGY



leti Ceatech

METHODOLOGY USED IN THE STUDY



linear regression using Python libraries

[1] M. Kooli, "Soft. Platf. for IMC Eval.", 2017



- **1.** Motivations & Applications
- **2.** A 2-D Vector Scalable In-Memory Computing SRAM-Tile-Based Architecture
- **3.** A methodology to evaluate the inter-connect cost
- **4.** A fast and scalable wire cost model for architectural exploration
- **5.** Conclusions & Perspectives





• For the same total memory size (32 kB) [1 core + variable # of cuts]

• Area is steadily increasing

Leti EXPERIMENTAL RESULTS CERGY & AREA



- For the same total memory size (32 kB) [1 core + variable # of cuts]
 - Area is steadily increasing
 - For 512 cuts design → >50% idle energy
- **Optimal trade-off can change with regard to the memory size**

leti ^{Ceatech}

EXPERIMENTAL RESULTS TIMING (NO WIRING)



• No wiring cost, only the read access time of a single memory tile

EXPERIMENTAL RESULTS TIMING (WITH WIRING)

leti



• Wiring cost impact

64-cut (no wiring) → 64-cut (+wiring) : +61% in timing

EXPERIMENTAL RESULTS TIMING (WITH WIRING)

leti

Ceatech



- Wiring cost impact
 - 64-cut (no wiring) → 64-cut (+wiring) : +61% in timing
 - @ 1kB: 1-cut → 4-cut: +7% in timing
 - @ 32kB: 1-cut → 4-cut: -17% in timing

WIRE MODEL EXPLORATION BASED ON EXPERIMENTAL RESULTS



1-cut ۲

leti

Ceatech

➔ 16-cut memory: 78% better in energy saving 128-cut → 16-cut memory: 49% better in read access time

WIRE MODEL EXPLORATION BASED ON EXPERIMENTAL RESULTS



leti

Ceatech

• Energy versus Timing trade-offs exploration

WIRE MODEL EXPLORATION BASED ON EXPERIMENTAL RESULTS

leti

Ceatech



• Include real P&R designs to calibrate the model



- **1.** Motivations & Applications
- **2.** A 2-D Vector Scalable In-Memory Computing SRAM-Tile-Based Architecture
- **3.** A methodology to evaluate the inter-connect cost
- **4.** A fast and scalable wire cost model for architectural exploration
- **5.** Conclusions & Perspectives



- We proposed
 - A 2-D Vector Scalable IMC SRAM-Tile-Based Architecture
 - A new model of the wiring cost calibrated on P&R extractions
- Conclusions
 - Inter-connect should be estimated to evaluate emerging IMC architectures
 - By splitting the memory into multiple cuts, we achieve:
 - -78% in energy consumption and -49% in read access time
- Future works
 - Wiring cost must be accurately evaluated for **3D** emerging technologies
 - These models allow to quantify IMC gains in a larger system



Thank you for your attention

Questions?

Speaker: Roman GAUCHI (roman.gauchi@cea.fr)

Leti, technology research institute Commissariat à l'énergie atomique et aux énergies alternatives Minatec Campus | 17 rue des Martyrs | 38054 Grenoble Cedex | France www.leti.fr





Backup Slides



MODEL CALIBRATION



Energy model (Errors)

- Maximum error: 39.44 %
 Average error: 17.35 %
- Median error: 19.53 %



Timing model (Errors)

- Maximum error: 11.22 %
- Average error: 4.30 %
- Median error: 3.68 %

Conditions of experience:

- ST Microelectronics SRAM explorer FDSOI 28 nm, SPHD (Single Port High Density)

16 bits

- Data width fixed:
- Memory size used:
- Total number of P&R designs:

{64, 128, 256, 512, 1k, 2k, 4k, 8k, 16k, 32k} Bytes

of P&R designs: 22 designs